Commit c50325f7 authored by Chew, Chiau Ee's avatar Chew, Chiau Ee Committed by Mark Brown

spi/pxa2xx: Restore private register bits.

The Intel LPSS SPI private register bits have to be restored
when system resume from S3 suspend.
Signed-off-by: default avatarChew, Chiau Ee <chiau.ee.chew@intel.com>
Acked-by: default avatarMika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: default avatarMark Brown <broonie@linaro.org>
parent 54acbd96
...@@ -1293,6 +1293,9 @@ static int pxa2xx_spi_resume(struct device *dev) ...@@ -1293,6 +1293,9 @@ static int pxa2xx_spi_resume(struct device *dev)
/* Enable the SSP clock */ /* Enable the SSP clock */
clk_prepare_enable(ssp->clk); clk_prepare_enable(ssp->clk);
/* Restore LPSS private register bits */
lpss_ssp_setup(drv_data);
/* Start the queue running */ /* Start the queue running */
status = spi_master_resume(drv_data->master); status = spi_master_resume(drv_data->master);
if (status != 0) { if (status != 0) {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment