Commit ce28f0fd authored by Aya Levin's avatar Aya Levin Committed by Saeed Mahameed

net/mlx5: Fix PPLM register mapping

Add reserved mapping to cover all the register in order to avoid
setting arbitrary values to newer FW which implements the reserved
fields.

Fixes: a58837f5 ("net/mlx5e: Expose FEC feilds and related capability bit")
Signed-off-by: default avatarAya Levin <ayal@nvidia.com>
Reviewed-by: default avatarMoshe Shemesh <moshe@nvidia.com>
Signed-off-by: default avatarSaeed Mahameed <saeedm@nvidia.com>
parent a14587df
...@@ -8835,6 +8835,8 @@ struct mlx5_ifc_pplm_reg_bits { ...@@ -8835,6 +8835,8 @@ struct mlx5_ifc_pplm_reg_bits {
u8 fec_override_admin_100g_2x[0x10]; u8 fec_override_admin_100g_2x[0x10];
u8 fec_override_admin_50g_1x[0x10]; u8 fec_override_admin_50g_1x[0x10];
u8 reserved_at_140[0x140];
}; };
struct mlx5_ifc_ppcnt_reg_bits { struct mlx5_ifc_ppcnt_reg_bits {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment