Commit d42d8e82 authored by William Zhang's avatar William Zhang Committed by Miquel Raynal

ARM: dts: broadcom: bcmbca: Add NAND controller node

Add support for Broadcom STB NAND controller in BCMBCA ARMv7 chip dts
files.
Signed-off-by: default avatarWilliam Zhang <william.zhang@broadcom.com>
Reviewed-by: default avatarDavid Regan <dregan@broadcom.com>
Signed-off-by: default avatarMiquel Raynal <miquel.raynal@bootlin.com>
Acked-by: default avatarFlorian Fainelli <florian.fainelli@broadcom.com>
Link: https://lore.kernel.org/linux-mtd/20240223034758.13753-8-william.zhang@broadcom.com
parent 280962d4
...@@ -138,6 +138,20 @@ hsspi: spi@1000 { ...@@ -138,6 +138,20 @@ hsspi: spi@1000 {
status = "disabled"; status = "disabled";
}; };
nand_controller: nand-controller@1800 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "brcm,nand-bcm63138", "brcm,brcmnand-v7.1", "brcm,brcmnand";
reg = <0x1800 0x600>, <0x2000 0x10>;
reg-names = "nand", "nand-int-base";
status = "disabled";
nandcs: nand@0 {
compatible = "brcm,nandcs";
reg = <0>;
};
};
uart0: serial@12000 { uart0: serial@12000 {
compatible = "arm,pl011", "arm,primecell"; compatible = "arm,pl011", "arm,primecell";
reg = <0x12000 0x1000>; reg = <0x12000 0x1000>;
......
...@@ -229,7 +229,12 @@ nand_controller: nand-controller@2000 { ...@@ -229,7 +229,12 @@ nand_controller: nand-controller@2000 {
reg-names = "nand", "nand-int-base"; reg-names = "nand", "nand-int-base";
status = "disabled"; status = "disabled";
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "nand"; interrupt-names = "nand_ctlrdy";
nandcs: nand@0 {
compatible = "brcm,nandcs";
reg = <0>;
};
}; };
serial@4400 { serial@4400 {
......
...@@ -119,5 +119,19 @@ hsspi: spi@1000 { ...@@ -119,5 +119,19 @@ hsspi: spi@1000 {
num-cs = <8>; num-cs = <8>;
status = "disabled"; status = "disabled";
}; };
nand_controller: nand-controller@2000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "brcm,nand-bcm63138", "brcm,brcmnand-v7.1", "brcm,brcmnand";
reg = <0x2000 0x600>, <0xf0 0x10>;
reg-names = "nand", "nand-int-base";
status = "disabled";
nandcs: nand@0 {
compatible = "brcm,nandcs";
reg = <0>;
};
};
}; };
}; };
...@@ -129,6 +129,20 @@ hsspi: spi@1000 { ...@@ -129,6 +129,20 @@ hsspi: spi@1000 {
status = "disabled"; status = "disabled";
}; };
nand_controller: nand-controller@1800 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "brcm,nand-bcm63138", "brcm,brcmnand-v7.1", "brcm,brcmnand";
reg = <0x1800 0x600>, <0x2000 0x10>;
reg-names = "nand", "nand-int-base";
status = "disabled";
nandcs: nand@0 {
compatible = "brcm,nandcs";
reg = <0>;
};
};
uart0: serial@12000 { uart0: serial@12000 {
compatible = "arm,pl011", "arm,primecell"; compatible = "arm,pl011", "arm,primecell";
reg = <0x12000 0x1000>; reg = <0x12000 0x1000>;
......
...@@ -139,6 +139,20 @@ hsspi: spi@1000 { ...@@ -139,6 +139,20 @@ hsspi: spi@1000 {
status = "disabled"; status = "disabled";
}; };
nand_controller: nand-controller@1800 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "brcm,nand-bcm63138", "brcm,brcmnand-v7.1", "brcm,brcmnand";
reg = <0x1800 0x600>, <0x2000 0x10>;
reg-names = "nand", "nand-int-base";
status = "disabled";
nandcs: nand@0 {
compatible = "brcm,nandcs";
reg = <0>;
};
};
uart0: serial@12000 { uart0: serial@12000 {
compatible = "arm,pl011", "arm,primecell"; compatible = "arm,pl011", "arm,primecell";
reg = <0x12000 0x1000>; reg = <0x12000 0x1000>;
......
...@@ -119,5 +119,19 @@ hsspi: spi@1000 { ...@@ -119,5 +119,19 @@ hsspi: spi@1000 {
num-cs = <8>; num-cs = <8>;
status = "disabled"; status = "disabled";
}; };
nand_controller: nand-controller@1800 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "brcm,nand-bcm63138", "brcm,brcmnand-v7.1", "brcm,brcmnand";
reg = <0x1800 0x600>, <0x2000 0x10>;
reg-names = "nand", "nand-int-base";
status = "disabled";
nandcs: nand@0 {
compatible = "brcm,nandcs";
reg = <0>;
};
};
}; };
}; };
...@@ -129,6 +129,20 @@ hsspi: spi@1000 { ...@@ -129,6 +129,20 @@ hsspi: spi@1000 {
status = "disabled"; status = "disabled";
}; };
nand_controller: nand-controller@1800 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "brcm,nand-bcm63138", "brcm,brcmnand-v7.1", "brcm,brcmnand";
reg = <0x1800 0x600>, <0x2000 0x10>;
reg-names = "nand", "nand-int-base";
status = "disabled";
nandcs: nand@0 {
compatible = "brcm,nandcs";
reg = <0>;
};
};
uart0: serial@12000 { uart0: serial@12000 {
compatible = "arm,pl011", "arm,primecell"; compatible = "arm,pl011", "arm,primecell";
reg = <0x12000 0x1000>; reg = <0x12000 0x1000>;
......
...@@ -120,6 +120,20 @@ hsspi: spi@1000 { ...@@ -120,6 +120,20 @@ hsspi: spi@1000 {
status = "disabled"; status = "disabled";
}; };
nand_controller: nand-controller@1800 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "brcm,nand-bcm63138", "brcm,brcmnand-v7.1", "brcm,brcmnand";
reg = <0x1800 0x600>, <0x2000 0x10>;
reg-names = "nand", "nand-int-base";
status = "disabled";
nandcs: nand@0 {
compatible = "brcm,nandcs";
reg = <0>;
};
};
uart0: serial@12000 { uart0: serial@12000 {
compatible = "arm,pl011", "arm,primecell"; compatible = "arm,pl011", "arm,primecell";
reg = <0x12000 0x1000>; reg = <0x12000 0x1000>;
......
...@@ -32,3 +32,13 @@ &uart0 { ...@@ -32,3 +32,13 @@ &uart0 {
&hsspi { &hsspi {
status = "okay"; status = "okay";
}; };
&nand_controller {
brcm,wp-not-connected;
status = "okay";
};
&nandcs {
nand-on-flash-bbt;
brcm,nand-ecc-use-strap;
};
...@@ -29,3 +29,13 @@ &serial0 { ...@@ -29,3 +29,13 @@ &serial0 {
&hsspi { &hsspi {
status = "okay"; status = "okay";
}; };
&nand_controller {
brcm,wp-not-connected;
status = "okay";
};
&nandcs {
nand-on-flash-bbt;
brcm,nand-ecc-use-strap;
};
...@@ -32,15 +32,15 @@ &serial1 { ...@@ -32,15 +32,15 @@ &serial1 {
}; };
&nand_controller { &nand_controller {
brcm,wp-not-connected;
status = "okay"; status = "okay";
};
nand@0 { &nandcs {
compatible = "brcm,nandcs"; nand-ecc-strength = <4>;
reg = <0>; nand-ecc-step-size = <512>;
nand-ecc-strength = <4>; brcm,nand-oob-sector-size = <16>;
nand-ecc-step-size = <512>; nand-on-flash-bbt;
brcm,nand-oob-sectors-size = <16>;
};
}; };
&ahci { &ahci {
......
...@@ -32,3 +32,13 @@ &uart0 { ...@@ -32,3 +32,13 @@ &uart0 {
&hsspi { &hsspi {
status = "okay"; status = "okay";
}; };
&nand_controller {
brcm,wp-not-connected;
status = "okay";
};
&nandcs {
nand-on-flash-bbt;
brcm,nand-ecc-use-strap;
};
...@@ -32,3 +32,13 @@ &uart0 { ...@@ -32,3 +32,13 @@ &uart0 {
&hsspi { &hsspi {
status = "okay"; status = "okay";
}; };
&nand_controller {
brcm,wp-not-connected;
status = "okay";
};
&nandcs {
nand-on-flash-bbt;
brcm,nand-ecc-use-strap;
};
...@@ -32,3 +32,13 @@ &uart0 { ...@@ -32,3 +32,13 @@ &uart0 {
&hsspi { &hsspi {
status = "okay"; status = "okay";
}; };
&nand_controller {
brcm,wp-not-connected;
status = "okay";
};
&nandcs {
nand-on-flash-bbt;
brcm,nand-ecc-use-strap;
};
...@@ -32,3 +32,13 @@ &uart0 { ...@@ -32,3 +32,13 @@ &uart0 {
&hsspi { &hsspi {
status = "okay"; status = "okay";
}; };
&nand_controller {
brcm,wp-not-connected;
status = "okay";
};
&nandcs {
nand-on-flash-bbt;
brcm,nand-ecc-use-strap;
};
...@@ -32,3 +32,13 @@ &uart0 { ...@@ -32,3 +32,13 @@ &uart0 {
&hsspi { &hsspi {
status = "okay"; status = "okay";
}; };
&nand_controller {
brcm,wp-not-connected;
status = "okay";
};
&nandcs {
nand-on-flash-bbt;
brcm,nand-ecc-use-strap;
};
...@@ -32,3 +32,13 @@ &uart0 { ...@@ -32,3 +32,13 @@ &uart0 {
&hsspi { &hsspi {
status = "okay"; status = "okay";
}; };
&nand_controller {
brcm,wp-not-connected;
status = "okay";
};
&nandcs {
nand-on-flash-bbt;
brcm,nand-ecc-use-strap;
};
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment