Commit de103388 authored by Michael Mei's avatar Michael Mei Committed by Matthias Brugger

arm64: dts: mt8183: add efuse and Mediatek Chip id node to read

support for reading chip ID and efuse
Signed-off-by: default avatarMichael Mei <michael.mei@mediatek.com>
Signed-off-by: default avatarErin Lo <erin.lo@mediatek.com>
Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent 8e2dd0f9
...@@ -156,6 +156,15 @@ soc { ...@@ -156,6 +156,15 @@ soc {
compatible = "simple-bus"; compatible = "simple-bus";
ranges; ranges;
soc_data: soc_data@8000000 {
compatible = "mediatek,mt8183-efuse",
"mediatek,efuse";
reg = <0 0x08000000 0 0x0010>;
#address-cells = <1>;
#size-cells = <1>;
status = "disabled";
};
gic: interrupt-controller@c000000 { gic: interrupt-controller@c000000 {
compatible = "arm,gic-v3"; compatible = "arm,gic-v3";
#interrupt-cells = <4>; #interrupt-cells = <4>;
...@@ -369,6 +378,12 @@ audiosys: syscon@11220000 { ...@@ -369,6 +378,12 @@ audiosys: syscon@11220000 {
#clock-cells = <1>; #clock-cells = <1>;
}; };
efuse: efuse@11f10000 {
compatible = "mediatek,mt8183-efuse",
"mediatek,efuse";
reg = <0 0x11f10000 0 0x1000>;
};
mfgcfg: syscon@13000000 { mfgcfg: syscon@13000000 {
compatible = "mediatek,mt8183-mfgcfg", "syscon"; compatible = "mediatek,mt8183-mfgcfg", "syscon";
reg = <0 0x13000000 0 0x1000>; reg = <0 0x13000000 0 0x1000>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment