Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
dfcd6e43
Commit
dfcd6e43
authored
Nov 19, 2010
by
Paul Mundt
Browse files
Options
Browse Files
Download
Plain Diff
Merge branch 'common/clkfwk' into sh-fixes-for-linus
parents
d53e4307
f278ea84
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
4 additions
and
1 deletion
+4
-1
drivers/sh/clk/core.c
drivers/sh/clk/core.c
+3
-0
drivers/sh/clk/cpg.c
drivers/sh/clk/cpg.c
+1
-1
No files found.
drivers/sh/clk/core.c
View file @
dfcd6e43
...
@@ -418,8 +418,11 @@ int clk_register(struct clk *clk)
...
@@ -418,8 +418,11 @@ int clk_register(struct clk *clk)
list_add
(
&
clk
->
sibling
,
&
root_clks
);
list_add
(
&
clk
->
sibling
,
&
root_clks
);
list_add
(
&
clk
->
node
,
&
clock_list
);
list_add
(
&
clk
->
node
,
&
clock_list
);
#ifdef CONFIG_SH_CLK_CPG_LEGACY
if
(
clk
->
ops
&&
clk
->
ops
->
init
)
if
(
clk
->
ops
&&
clk
->
ops
->
init
)
clk
->
ops
->
init
(
clk
);
clk
->
ops
->
init
(
clk
);
#endif
out_unlock:
out_unlock:
mutex_unlock
(
&
clock_list_sem
);
mutex_unlock
(
&
clock_list_sem
);
...
...
drivers/sh/clk/cpg.c
View file @
dfcd6e43
...
@@ -131,7 +131,7 @@ static int sh_clk_div6_enable(struct clk *clk)
...
@@ -131,7 +131,7 @@ static int sh_clk_div6_enable(struct clk *clk)
unsigned
long
value
;
unsigned
long
value
;
int
ret
;
int
ret
;
ret
=
sh_clk_div6_set_rate
(
clk
,
clk
->
rate
,
0
);
ret
=
sh_clk_div6_set_rate
(
clk
,
clk
->
rate
);
if
(
ret
==
0
)
{
if
(
ret
==
0
)
{
value
=
__raw_readl
(
clk
->
enable_reg
);
value
=
__raw_readl
(
clk
->
enable_reg
);
value
&=
~
0x100
;
/* clear stop bit to enable clock */
value
&=
~
0x100
;
/* clear stop bit to enable clock */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment