Commit eeca4b50 authored by Keith M. Wesolowski's avatar Keith M. Wesolowski

[SPARC32]: Also remove num_cpus_possible as was done on sparc64

parent e55b1c86
...@@ -50,7 +50,6 @@ volatile int __cpu_logical_map[NR_CPUS]; ...@@ -50,7 +50,6 @@ volatile int __cpu_logical_map[NR_CPUS];
cycles_t cacheflush_time = 0; /* XXX */ cycles_t cacheflush_time = 0; /* XXX */
cpumask_t cpu_online_map = CPU_MASK_NONE; cpumask_t cpu_online_map = CPU_MASK_NONE;
atomic_t sparc_num_cpus_possible = ATOMIC_INIT(0);
cpumask_t phys_cpu_present_map = CPU_MASK_NONE; cpumask_t phys_cpu_present_map = CPU_MASK_NONE;
/* The only guaranteed locking primitive available on all Sparc /* The only guaranteed locking primitive available on all Sparc
......
...@@ -33,9 +33,6 @@ extern unsigned char boot_cpu_id; ...@@ -33,9 +33,6 @@ extern unsigned char boot_cpu_id;
extern cpumask_t phys_cpu_present_map; extern cpumask_t phys_cpu_present_map;
#define cpu_possible_map phys_cpu_present_map #define cpu_possible_map phys_cpu_present_map
extern atomic_t sparc_num_cpus_possible;
#define num_possible_cpus() (atomic_read(&sparc_num_cpus_possible))
typedef void (*smpfunc_t)(unsigned long, unsigned long, unsigned long, typedef void (*smpfunc_t)(unsigned long, unsigned long, unsigned long,
unsigned long, unsigned long); unsigned long, unsigned long);
...@@ -169,10 +166,6 @@ extern __inline__ int hard_smp_processor_id(void) ...@@ -169,10 +166,6 @@ extern __inline__ int hard_smp_processor_id(void)
#define MBOX_IDLECPU2 0xFD #define MBOX_IDLECPU2 0xFD
#define MBOX_STOPCPU2 0xFE #define MBOX_STOPCPU2 0xFE
#else /* SMP */
#define num_possible_cpus() (1)
#endif /* SMP */ #endif /* SMP */
#define NO_PROC_ID 0xFF #define NO_PROC_ID 0xFF
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment