Commit f5869190 authored by Tero Kristo's avatar Tero Kristo

ARM: dts: omap3: fix DPLL4 M4 divider max value

The maximum divider value for DPLL4 M4 divider appears wrong. For most
OMAP3 family SoCs this is 16, but it is defined as 32, which is maybe
only valid for omap36xx. To avoid any overflows in trying to write this
register, set the max to 16 for all omap3 family, except omap36xx. For
omap36xx the maximum is set to 31, as it appears value 32 is not working
properly.
Signed-off-by: default avatarTero Kristo <t-kristo@ti.com>
Tested-by: default avatarAdam Ford <aford173@gmail.com>
Acked-by: default avatarTony Lindgren <tony@atomide.com>
parent 8ffea6ee
...@@ -105,3 +105,7 @@ per_clkdm: per_clkdm { ...@@ -105,3 +105,7 @@ per_clkdm: per_clkdm {
<&mcbsp4_ick>, <&uart4_fck>; <&mcbsp4_ick>, <&uart4_fck>;
}; };
}; };
&dpll4_m4_ck {
ti,max-div = <31>;
};
...@@ -416,7 +416,7 @@ dpll4_m4_ck: dpll4_m4_ck@e40 { ...@@ -416,7 +416,7 @@ dpll4_m4_ck: dpll4_m4_ck@e40 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "ti,divider-clock"; compatible = "ti,divider-clock";
clocks = <&dpll4_ck>; clocks = <&dpll4_ck>;
ti,max-div = <32>; ti,max-div = <16>;
reg = <0x0e40>; reg = <0x0e40>;
ti,index-starts-at-one; ti,index-starts-at-one;
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment