Commit fd610e60 authored by Alex Bee's avatar Alex Bee Committed by Heiko Stuebner

ARM: dts: rockchip: Make usbphy the parent of SCLK_USB480M for RK3128

Without setting the parent for SCLK_USB480M the clock will use xin24m as
it's default parent.
While this is generally not an issue for the usb blocks to work, it becomes
an issue for RK3128 since SCLK_USB480M can be a parent for other HW blocks
(GPU, VPU, VIO), but they will never chose it, since it is currently always
running at OSC frequency which is to slow for their needs.

This sets the usb2 phy's output as SCLK_USB480M's parent and it's users
can chose it if desired.
Signed-off-by: default avatarAlex Bee <knaerzche@gmail.com>
Link: https://lore.kernel.org/r/20231119121340.109025-6-knaerzche@gmail.comSigned-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 4b12245e
......@@ -266,6 +266,8 @@ usb2phy: usb2phy@17c {
clocks = <&cru SCLK_OTGPHY0>;
clock-names = "phyclk";
clock-output-names = "usb480m_phy";
assigned-clocks = <&cru SCLK_USB480M>;
assigned-clock-parents = <&usb2phy>;
#clock-cells = <0>;
status = "disabled";
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment