- 15 Dec, 2020 9 commits
-
-
Victor Lu authored
[Why] There is a warning that triggers when pstate takes too long. Pstate can take up to ~200us on Linux without hanging but it is currently set to 40us. [How] Change the timeout for the warning to be 180us on Linux. Signed-off-by:
Victor Lu <victorchengchi.lu@amd.com> Reviewed-by:
Roman Li <Roman.Li@amd.com> Acked-by:
Qingqing Zhuo <qingqing.zhuo@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Stanley.Yang authored
skip load smu and sdma fw on sriov due to sos, ta and asd fw have been skipped for SIENNA_CICHLID. V2: move asic check into smu11 Signed-off-by:Stanley.Yang <Stanley.Yang@amd.com> Reviewed-by:
Kevin Wang <kevin1.wang@amd.com> Signed-off-by:
-
Flora Cui authored
CONFIG_DRM_AMD_DC_DCN3_0 is retired. drop it Signed-off-by:
Flora Cui <flora.cui@amd.com> Reviewed-by:
Guchun Chen <guchun.chen@amd.com> Signed-off-by:
-
Likun Gao authored
S0ix only makes sense on APUs since they are part of the platform, so only when the ASIC is APU should set amdgpu_acpi_is_s0ix_supported flag to deal with the related situation. Signed-off-by:
Likun Gao <Likun.Gao@amd.com> Reviewed-by:
-
Xiaomeng Hou authored
Without doing the soft reset, register mmSDMA0_GFX_RB_WPTR's value could not be reset to 0 when sdma block resumes. That would cause the ring buffer's read and write pointers not equal and ring test fail. So add the soft reset step. Signed-off-by:
Xiaomeng Hou <Xiaomeng.Hou@amd.com> Reviewed-by:
Huang Rui <ray.huang@amd.com> Acked-by:
-
Evan Quan authored
These are supported by Sienna Cichlid and should be taken into consideration during DS control. Signed-off-by:
Evan Quan <evan.quan@amd.com> Reviewed-by:
-
Evan Quan authored
This is needed for Sienna Cichlid. Signed-off-by:
-
Evan Quan authored
This is needed for Sienna Cichlid. Signed-off-by:
-
Evan Quan authored
Fulfill the UMD PSTATE profiling clocks of sienna cichlid. Signed-off-by:
-
- 10 Dec, 2020 16 commits
-
-
Xiaomeng Hou authored
RLC is halted when system suspend/shutdown. However, due to DPM enabled, PMFW is unaware of RLC being halted and will continue sending messages, which would eventually cause an ACPI hang. Use the system_feature_control interface to notify SMU the status of RLC (Normal/OFF) thus enable/disable DPM feature. Signed-off-by:
Lazar Lijo <Lijo.Lazar@amd.com> Signed-off-by:
-
Xiaomeng Hou authored
Add new PMFW message to notify RLC engine status. Signed-off-by:
-
Alex Deucher authored
It's only used when CONFIG_DRM_AMD_DC_DCN is set. Fixes and set but not used warning. Acked-by:
-
Evan Quan authored
The "COMPUTE" was wrongly spelled as "CUSTOM". Signed-off-by:
-
Evan Quan authored
Fulfill the 2nd usb2.0 port workaround for sienna cichlid. Signed-off-by:
-
Evan Quan authored
The workaround is needed by sienna cichlid. Signed-off-by:
-
Evan Quan authored
Used for determining 2ND_USB20PORT support from firmware_capability. Signed-off-by:
-
Evan Quan authored
That will help to determine whether 2ND_USB20_PORT workaround is needed for Sienna Cichlid. Signed-off-by:
-
Evan Quan authored
New SMC message was introduced for gpo control on sienna cichlid. Signed-off-by:
-
Evan Quan authored
Correct the power limit setting for SMU V11 asics. Signed-off-by:
-
Evan Quan authored
Enable power source switch on Sienna Cichlid. Signed-off-by:
-
Jiansong Chen authored
Correct pipe offset calculation in is_pipe_enabled function, it should be done in queues. Signed-off-by:
Jiansong Chen <Jiansong.Chen@amd.com> Reviewed-by:
Hawking Zhang <Hawking.Zhang@amd.com> Signed-off-by:
-
Rodrigo Siqueira authored
After refactor our amdgpu_dm_atomic_commit, this function only invoke drm_atomic_helper_commit. For this reason, this commit drops amdgpu_dm_atomic_commit and add drm_atomic_helper_commit directly in the atomic_commit hook. v2: squash in warning fix (Alex) Reviewed-by:
Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Signed-off-by:
-
Christian König authored
The text output should not be more than a page, so only print the first 32 page table entries. If we need all of them we can still look into the binary trace. Signed-off-by:
Christian König <christian.koenig@amd.com> Reviewed-by:
Shashank Sharma <shashank.sharma@amd.com> Signed-off-by:
-
git://people.freedesktop.org/~agd5f/linuxDave Airlie authored
amd-drm-next-5.11-2020-12-09: amdgpu: - SR-IOV fixes - Navy Flounder updates - Sienna Cichlid updates - Dimgrey Cavefish updates - Vangogh updates - Misc SMU fixes - Misc display fixes - Last big hunk of W=1 warning fixes - Cursor validation fixes - CI BACO updates From: Alex Deucher <alexdeucher@gmail.com> Link: https://patchwork.freedesktop.org/patch/msgid/20201210045344.21566-1-alexander.deucher@amd.comSigned-off-by:
Dave Airlie <airlied@redhat.com>
-
Andrey Grodzovsky authored
For BOs imported from outside of amdgpu, setting of amdgpu_gem_object_funcs was missing in amdgpu_dma_buf_create_obj. Fix by refactoring BO creation and amdgpu_gem_object_funcs setting into single function called from both code paths. Fixes: d693def4 ("drm: Remove obsolete GEM and PRIME callbacks from struct drm_driver") v2: Use use amdgpu_gem_object_create() directly v3: fix warning Reviewed-by:
Andrey Grodzovsky <andrey.grodzovsky@amd.com> Reviewed-by:
-
- 09 Dec, 2020 15 commits
-
-
https://gitlab.freedesktop.org/drm/msmDave Airlie authored
* Shutdown hook for GPU (to ensure GPU is idle before iommu goes away) * GPU cooling device support * DSI 7nm and 10nm phy/pll updates * Additional sm8150/sm8250 DPU support (merge_3d and DSPP color processing) * Various DP fixes * A whole bunch of W=1 fixes from Lee Jones * GEM locking re-work (no more trylock_recursive in shrinker!) * LLCC (system cache) support * Various other fixes/cleanups Signed-off-by:
-
Alex Deucher authored
If we need to keep the stolen vga memory, make sure it is at least as big as the legacy vga size. Acked-by:
-
Alex Deucher authored
No longer used. Reviewed-by:
-
Alex Deucher authored
Rather than in late_init to avoid race conditions between freeing the buffers and the initial modeset. Reviewed-by:
-
Alex Deucher authored
Works using BACO. Reviewed-by:
-
Alex Deucher authored
Works now that the BACO sequence is fixed. Reviewed-by:
-
Changfeng authored
When using old WORKLOAD_PPLIB setting in smu10.h, there is problem that it can't be able to switch to mak gpu clk during compute workload. It needs to update WORKLOAD_PPLIB setting to fix this issue. Signed-off-by:
Changfeng <Changfeng.Zhu@amd.com> Reviewed-by:
-
Xiaojian Du authored
This patch is to remove one unsupported smu function, this function will set the smu feature mask to disable all smu features in exception. Because vangogh doesn't support to set the smu feature mask by driver software, so this function is invalid for vangogh. Signed-off-by:
Xiaojian Du <Xiaojian.Du@amd.com> Reviewed-by:
-
Roman Li authored
[Why] Scatter/gather is APU feature. But in dm it is limited only to Renoir. Now we need it for Vangogh. [How] Apply system context setup in dm_init to all APUs. Signed-off-by:
Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> Signed-off-by:
-
Roman Li authored
[Why] Scatter/gather feature is supported on Vangogh. [How] Add GTT domain support for Vangogh to enable display buffers in system memory. Signed-off-by:
-
Felix Kuehling authored
Release dmabuf reference before returning from kfd_ioctl_import_dmabuf. amdgpu_amdkfd_gpuvm_import_dmabuf takes a reference to the underlying GEM BO and doesn't keep the reference to the dmabuf wrapper. Signed-off-by:
Felix Kuehling <Felix.Kuehling@amd.com> Reviewed-by:
Kent Russell <kent.russell@amd.com> Signed-off-by:
-
Nirmoy Das authored
Replace hardcoded vmid number with AMDGPU_NUM_VMID macro. Signed-off-by:
Nirmoy Das <nirmoy.das@amd.com> Acked-by:
-
Stanley.Yang authored
each sdma instance fw_version and feature_version should be set right value when asic type isn't between SIENNA_CICHILD and CHIP_DIMGREY_CAVEFISH Signed-off-by:
Tao Zhou <tao.zhou1@amd.com> Signed-off-by:
-
Tao Zhou authored
Per PMFW 59.16.0. Signed-off-by:
-
Aric Cyr authored
Signed-off-by:
Aric Cyr <aric.cyr@amd.com> Acked-by:
Eryk Brol <eryk.brol@amd.com> Signed-off-by:
-
