- 07 Mar, 2023 40 commits
-
-
Harry Wentland authored
[Why & How] The only reason we have the DCN config is for floating point support. Rename it to make that clear and (hopefully) avoid misuse of the config in the future. Reviewed-by:
Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Acked-by:
Qingqing Zhuo <qingqing.zhuo@amd.com> Signed-off-by:
Harry Wentland <harry.wentland@amd.com> Tested-by:
Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Harry Wentland authored
[Why & How] DC is littered with many DCN guards that are not needed. Drop them. Reviewed-by:
-
Harry Wentland authored
[Why] DM is littered with DCN guards leading to frequent breakages on non-DCN builds when new code is added. [How] Remove all guards that are not needed. Reviewed-by:
-
Agustin Gutierrez authored
[Why] Current hotplug sequence causes temporary hang at the re-entry of the optimized power state. [How] Keep a PHY active when detecting DP signal + DPMS active Reviewed-by:
Nicholas Kazlauskas <Nicholas.Kazlauskas@amd.com> Acked-by:
Agustin Gutierrez <agustin.gutierrez@amd.com> Tested-by:
-
Chris Park authored
[Why] Runtime initialization of register addresses define duplicate register offsets in resource file, and makes register offsets in sub-block defined for compile time initialization obsolete. [How] Remove obsolete sub block register offsets that is no longer referenced. Reviewed-by:
Martin Leung <Martin.Leung@amd.com> Acked-by:
Chris Park <chris.park@amd.com> Tested-by:
-
Wenjing Liu authored
[why] Link components should not reply on dc_link_exports to access link function in other link components. Reviewed-by:
Jun Lei <Jun.Lei@amd.com> Acked-by:
Wenjing Liu <wenjing.liu@amd.com> Tested-by:
-
Wenjing Liu authored
[why] link component should only have one interface serving dc. [how] We are moving dc_link functions exposed to DM to dc_link_exports and unify link component interface in link.h with function pointer to match the style of other dc component. This is the third step to move dc_link functions under protocols folder to dc_link_exports. Reviewed-by:
-
Wenjing Liu authored
[Why & How] - We have added link_dp_dpia_bw code but it is not currently added in makefile. We are adding this to makefile so it would be built. - Remove unused dc_link.h Reviewed-by:
-
Wenjing Liu authored
[why] link component should only have one interface serving dc. [how] We are moving dc_link functions exposed to DM to dc_link_exports and unify link component interface in link.h with function pointer to match the style of other dc component. This is the second step to move dc_link functions under link root folder to dc_link_exports. Reviewed-by:
-
Wenjing Liu authored
[why] link component should only have one interface serving dc. [how] We are moving dc_link functions exposed to DM to dc_link_exports and unify link component interface in link.h with function pointer to match the style of other dc component. This is the first step to move dc_link functions under accessories folder to dc_link_exports. Reviewed-by:
-
Harry Wentland authored
[Why & How] DSC needs DCN but we are trying reduce the usage of the DCN flag. It's easier to build the DSC code sprinkled around DC core and the DMs and just guard the place where DSC uses floating point code. Since DSC is never enabled on non-DCN ASICs this won't have any effect. Reviewed-by:
Hamza Mahfooz <Hamza.Mahfooz@amd.com> Acked-by:
-
Harry Wentland authored
[Why & How] DM should never use a non-interface function to call into DC. The original code is incorrect on ASICs that don't use DCN20's remove_stream_from_ctx function. Reviewed-by:
Aurabindo Pillai <Aurabindo.Pillai@amd.com> Acked-by:
-
Harry Wentland authored
[Why & How] There is no reason we still need a config option for this. Reviewed-by:
-
Mike Hsieh authored
[WHY] There is a typo in dc_dsc_config_options structure [HOW] Fix the typo Reviewed-by:
Mike Hsieh <Mike.Hsieh@amd.com> Tested-by:
-
Harry Wentland authored
[Why & How] This fixes a couple misplaced CONFIG_DRM_AMD_DC_DCN blocks. Reviewed-by:
Sun peng Li <Sunpeng.Li@amd.com> Acked-by:
-
Harry Wentland authored
[Why & How] Remove dead code. Reviewed-by:
-
Nicholas Kazlauskas authored
[Why] Block periods that are too short as they have the potential to currently cause hangs in other firmware components on the system. [How] Update the threshold, mostly targeting a block of 4k and downscaling. Reviewed-by:
-
Nicholas Kazlauskas authored
[Why] Allows finer control and tuning for debug and profiling. [How] Add the debug option into DC. The default remains the same as before for now. Reviewed-by:
-
Aric Cyr authored
This version brings along the following: - Correct way to find OPP index - Unify DC logging for BW Alloc - Add height granularity limitation for dsc slice height calculation Acked-by:
Aric Cyr <aric.cyr@amd.com> Tested-by:
-
Alvin Lee authored
[Description] For pipe harvesting cases we cannot rely on array index to get the correct OPP instance, we must loop through each instance to find the correct one. Reviewed-by:
Alvin Lee <Alvin.Lee2@amd.com> Tested-by:
-
Mustapha Ghaddar authored
[WHY] To keep all logging within DC unified [HOW] Use the standard DC Logging functions Reviewed-by:
Meenakshikumar Somasundaram <Meenakshikumar.Somasundaram@amd.com> Acked-by:
Mustapha Ghaddar <mghaddar@amd.com> Tested-by:
-
Mike Hsieh authored
[WHY] eDP add new limitation for Y granularity for selected update feature. DSC does not include this limitation while calculating slice height. [HOW] Add new limitation while looking for DSC slice height. Reviewed-by:
Cruise Hung <Cruise.Hung@amd.com> Acked-by:
-
Perry Yuan authored
If some invalid workload types exposed by the power profile sysfs node, it will be failed to set the unsuported profiles. So we can skip to show the invalid workload type in the profiles list to avoid that failure happen. Acked-by:
Kenneth Feng <kenneth.feng@amd.com> Reviewed-by:
Evan Quan <evan.quan@amd.com> Signed-off-by:
Perry Yuan <perry.yuan@amd.com> Signed-off-by:
-
Perry Yuan authored
Capped and Uncapped workload types are supported, each workload type has different performance thresholds and pstate conditions. * capped mode is used by power centric workload * uncapped mode is used by perf centric workload Acked-by:
-
Perry Yuan authored
Capped and uncapped workload types switching are supported on Vangogh, User can switch the power profile and check current type with below commands. 1) switch to capped mode: `# echo 8 > /sys/class/drm/card0/device/pp_power_profile_mode` 2) switch to uncapped mode: `# echo 9 > /sys/class/drm/card0/device/pp_power_profile_mode` 3) check current mode: $ cat /sys/class/drm/card0/device/pp_power_profile_mode 1 3D_FULL_SCREEN 3 VIDEO 4 VR 5 COMPUTE 6 CUSTOM 8 CAPPED 9 UNCAPPED* Acked-by:
-
Shashank Sharma authored
This patch fixes a return value check in kfd doorbell handling. This function should return 0(error) only when the ida_simple_get returns < 0(error), return > 0 is a success case. Cc: Felix Kuehling <Felix.Kuehling@amd.com> Cc: Alex Deucher <alexander.deucher@amd.com> Fixes: 16f00131 ("drm/amdkfd: Allocate doorbells only when needed") Acked-by:
Christian Koenig <chriatian.koenig@amd.com> Reviewed-by:
Felix Kuehling <Felix.Kuehling@amd.com> Signed-off-by:
Shashank Sharma <shashank.sharma@amd.com> Signed-off-by:
-
Christian König authored
We only need one offset and not an array of it. Signed-off-by:
Christian König <christian.koenig@amd.com> Reviewed-by:
-
Hawking Zhang authored
Add PSP IP handling for PSP 13.0.6 Signed-off-by:
Hawking Zhang <Hawking.Zhang@amd.com> Reviewed-by:
Le Ma <Le.Ma@amd.com> Signed-off-by:
-
Hawking Zhang authored
Initialize ta ucode for psp v13_0_6 Signed-off-by:
Lijo Lazar <lijo.lazar@amd.com> Reviewed-by:
-
Hawking Zhang authored
parse psp_v13_0_6_sos.bin and initialze various psp ucode arraies respectively Signed-off-by:
-
Hawking Zhang authored
Initialize psp ip callbacks for PSP 13.0.6. Signed-off-by:
-
Le Ma authored
Use sdma 4.4.2 IP block for chips with sdma 4.4.2 hardware. Signed-off-by:
-
Le Ma authored
Add support for SDMA 4.4.2. v1: Create sdma_v4_4_2.[c|h] for initial support (Le) v2: update amdgpu_ring_init call with atomic score (Hawking) v3: Squash in sdma_start fixes (Alex) v4: Comment out currently unused RAS code (Alex) Signed-off-by:
-
Hawking Zhang authored
Add sdma v4_4_2 register offset and shift masks header files v2: update headers (Alex) Signed-off-by:
-
Hawking Zhang authored
Add HDP IP handling for HDP 4.4.2 Signed-off-by:
-
Le Ma authored
No mmHDP_READ_CACHE_INVALIDATE register on HDP 4.4.2. Signed-off-by:
-
Hawking Zhang authored
Add hdp v4_4_2 register offset and shift masks header files v2: update headers (Alex) Signed-off-by:
-
Hawking Zhang authored
Add IH IP handling for IH 4.4.2 Signed-off-by:
-
Le Ma authored
No ih2 hardware on IH 4.4.2. Signed-off-by:
-
Le Ma authored
Share same register address with IH 4.4.0. Signed-off-by:
-
