1. 05 Jul, 2013 3 commits
    • Alex Deucher's avatar
      drm/radeon: fix surface setup on r1xx · 67d5ced5
      Alex Deucher authored
      r1xx asics have a slightly different surface register
      setup compared to newer asics.  There is no specific
      enable bit for macro tiling, rather, to disable macro
      tiling, you need to set the surface pitch to 0.
      
      With this fixed, the special rn50 handling can go.
      Noticed-by: default avatarMark Kettenis <mark.kettenis@xs4all.nl>
      Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
      67d5ced5
    • Alex Deucher's avatar
      drm/radeon: add support for 3d perf states on older asics · edcaa5b1
      Alex Deucher authored
      Certain older rv770 asics have both a performance and
      a 3D performance state rather than just multiple performance
      levels in the state power state.  The current code would
      select the performance state rather than the 3D performance
      state when the "performance" profile was selected.  This change
      switches to the "balanced" profile by default which ends up being
      the internal performance profile.  When the user selects the
      "performance" profile, it selects the internal 3D performance
      state so the user can select the higher performance modes.
      
      For most asics this changes nothing.  For certain rv770 asics
      with static performance and 3D performance states, this allows
      you to select between then using by selecting the "balanced"
      and "performance" dpm profiles.
      Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
      edcaa5b1
    • Alex Deucher's avatar
      drm/radeon: set default clocks for SI when DPM is disabled · c6cf7777
      Alex Deucher authored
      Fix patching of vddc values for SI and enable manually forcing
      clocks to default levels as per NI.
      
      This improves the out of the box performance with SI asics.
      Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
      c6cf7777
  2. 03 Jul, 2013 5 commits
  3. 02 Jul, 2013 2 commits
  4. 01 Jul, 2013 30 commits