- 22 Nov, 2008 40 commits
-
-
Krzysztof Hałasa authored
Signed-off-by:Krzysztof Hałasa <khc@pm.waw.pl>
-
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Signed-off-by: -
Krzysztof Hałasa authored
Supporting both original SCA and SCA-II in one file was nice at some point but now it's increasingly painful. Signed-off-by: -
Matt Carlson authored
This patch updates the version number to 3.96. Signed-off-by:
Matt Carlson <mcarlson@broadcom.com> Signed-off-by:
Michael Chan <mchan@broadcom.com> Signed-off-by:
David S. Miller <davem@davemloft.net>
-
Matt Carlson authored
This patch adds the 57780 PHY ID to the broadcom module. Signed-off-by:
-
Matt Carlson authored
This patch adds support for the 57780 ASIC revision. Signed-off-by:
-
Matt Carlson authored
The ENABLE_APE flag tells the driver whether or not the device has an Application Processing Engine (APE). The APE does not need the PHY to be powered unless it is running management firmware. For backwards compatibility, management firmware will still set the ENABLE_ASF bit. Consequently, there is no reason to consider the ENABLE_APE flag when deciding whether or not to power down the phy. Signed-off-by:
-
Matt Carlson authored
Per Dave Miller's suggestion, replace the remaining ioremap_nocache() call with pci_ioremap_bar(). Remove the two IORESOURCE_MEM checks as they are redundant. Signed-off-by:
-
Matt Carlson authored
This patch extracts the bootcode firmware version from the alternate selfboot patch NVRAM format. This format is used on the 5784, 5761 and some newer devices. Signed-off-by:
-
Matt Carlson authored
GPHY Autopowerdown (APD) is a way to save power when energy is not detected on the wire. At the moment, only the 5784 and 5761 are capable of enabling this mode. Signed-off-by:
-
Matt Carlson authored
This patch disables CLKREQ at 10Mbps and 100Mbps to workaround a TX BD corruption issue. This problem only affects the 5784 and 5761 (and 57780 AX) ASIC revisions. Signed-off-by:
-
Matt Carlson authored
This patch makes sure the device is a PCIX device before attempting to use the pcix_cap device structure member. This is prep work for the following patch. Signed-off-by:
-
Matt Carlson authored
This patch replaces hardcoded 2's with the NET_IP_ALIGN constant or TG3_RAW_IP_ALIGN where appropriate. Some platforms can redefine the NET_IP_ALIGN definition to zero if unaligned DMA transfers cost more than the IP header alignment gains. This patch represents a performance improvement when using the 5701 on these platforms. The copy path can be avoided. TG3_RAW_IP_ALIGN is used in cases where we always want to align the IP header on dword boundaries. Signed-off-by:
-
Qinghuang Feng authored
Remove redundant argument comments in files of net/* Signed-off-by:
Qinghuang Feng <qhfeng.kernel@gmail.com> Signed-off-by:
-
-
Bruce Allan authored
Check return code for all NVM accesses[1] and error out accordingly; log a debug message for failed accesses. For ICH8/9, the valid NVM bank detect function was not checking whether the SEC1VAL (sector 1 valid) bit in the EECD register was itself valid (bits 8 and 9 also have to be set). If invalid, it would have defaulted to the possibly invalid bank 0. Instead, try to use the valid bank detection method used by ICH10 which has been cleaned up a bit. [1] - reads and updates only; not writes because those are only writing to the Shadow RAM, the update following the write is the only thing actually writing the modified Shadow RAM contents to the NVM. Signed-off-by:
Bruce Allan <bruce.w.allan@intel.com> Signed-off-by:
-
Bruce Allan authored
On 82571 with SerDes, the true link state is not always correct when read from the STATUS register; use existing e1000_has_link() function instead. Signed-off-by:
Jeff Kirsher <jeffrey.t.kirsher@intel.com> Signed-off-by:
-
Bruce Allan authored
Rather than reading the NVM to get the EEPROM version number everytime the ethool get_drvinfo function is called, read it once during probe and save it for future reference. Signed-off-by:
-
Bruce Allan authored
Add missing newline from debug message. Signed-off-by:
-
Bruce Allan authored
Sync flow control variables and usage model with that found in the ixgbe driver. Signed-off-by:
-
Bruce Allan authored
The system log messages created on a link status change need to follow a specific format to work with tools some customers use. Signed-off-by:
-
Bruce Allan authored
On ESB2, the MAC-to-PHY (Kumeran) interface must be configured after link is up before any traffic is sent; a new PHY operations function pointer is provided for this. To facilitate read/write of the Kumeran registers without blocking PHY register writes, the driver/firmware synchronization method which previously used a hardware semaphore for both PHY and Kumeran register accesses is now split. New Kumeran register read/write functions utilize this new synchronization method. Signed-off-by:
-
Bruce Allan authored
Check return of pci_save_state and error out accordingly. Signed-off-by:
-
Bruce Allan authored
Some branding strings (displayed via lspci) are missing from the comments in various family-specific files in the driver. Signed-off-by:
-
Bruce Allan authored
Check for link test does not work properly for 82571 parts in a blade environment with an unterminated serdes link partner. Make the test more robust by checking the invalid bit. Signed-off-by:
-
Bruce Allan authored
Follow the convention used elsewhere in e1000e to 'commit' PHY changes instead of directly writing to the PHY CTRL register to reset it. Signed-off-by:
-
Alexander Duyck authored
There has been an issue seen with the pci-e quad port adapters that will cause them to generate a pci-e correctable error on some system while transitioning to D3. Since no action is needed on this correctable error the simplest solution is to mask off the reporting of correctable errors. Signed-off-by:
Alexander Duyck <alexander.h.duyck@intel.com> Signed-off-by:
-
David S. Miller authored
They are no longer a rwlocks. Signed-off-by:
-
