- 11 Oct, 2010 13 commits
-
-
Peter Korsgaard authored
Documentation/gpio.txt specifies that the value argument to gpio_set_value() should be handled as a boolean (E.G. != 0 is high), so use the same logic as in _set_direction(). Signed-off-by:
Peter Korsgaard <jacmet@sunsite.dk> Signed-off-by:
Sascha Hauer <s.hauer@pengutronix.de>
-
Juergen Beisert authored
i.MX35 CPUs marked with "MCIMX357CJQ5C M99V CTHA0943B" are coming with bogus L2 cache settings. If these settings are kept unmodified prior enabling the L2 cache the CPU runs amok immediately when its enabled. This fix should not hurt already working CPUs, as they are using the written register value already. Its currently unknown if its possible to detect the production lot from the software to fix only affected CPUs. While at it, make sure that mxc_init_l2x0 is only executed on i.MX31/35 Signed-off-by:
Juergen Beisert <jbe@pengutronix.de> Signed-off-by:
Michael Grzeschik <m.grzeschik@pengutronix.de> Signed-off-by:
-
Uwe Kleine-König authored
This fixes arch/arm/mach-mx3/mach-cpuimx35.c:143: warning: 'otg_pdata' defined but not used arch/arm/mach-mx3/mach-cpuimx35.c:148: warning: 'usbh1_pdata' defined but not used when USB_ULPI is not selected. Signed-off-by:
Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by:
-
Uwe Kleine-König authored
Signed-off-by:
-
Uwe Kleine-König authored
Signed-off-by:
-
Eric Bénard authored
Based on work done earlier by Sascha Hauer Signed-off-by:
Eric Bénard <eric@eukrea.com> [ukl: actually squash the two approaches together] Signed-off-by:
-
Sascha Hauer authored
Also, remove the deprecated symbols from arch/arm/mach-mx3/cpu.c Signed-off-by:
-
Eric Bénard authored
Signed-off-by:
-
Eric Bénard authored
Signed-off-by:
-
Eric Bénard authored
Signed-off-by:
-
Wolfram Sang authored
Signed-off-by:
Wolfram Sang <w.sang@pengutronix.de> Signed-off-by:
-
Wolfram Sang authored
Signed-off-by:
-
Wolfram Sang authored
Signed-off-by:
-
- 04 Oct, 2010 1 commit
-
-
Eric Bénard authored
- remove functions which are no more necessary for tsc2007 - indent platform_data for better readability Signed-off-by:
-
- 01 Oct, 2010 26 commits
-
-
Uwe Kleine-König authored
The first argument to I2C_BOARD_INFO is used to assign .type, so it should not be specified a second time. For the rtc-pcf8563/pcf8563 entry gcc preferred pcf8563, so did I. Signed-off-by:
-
Uwe Kleine-König authored
This fixes the following sparse warning: arch/arm/mach-imx/pcm970-baseboard.c:224:13: warning: symbol 'pcm970_baseboard_init' was not declared. Should it be static? Signed-off-by:
-
Uwe Kleine-König authored
Making the lists signed fixes sparse warnings like: arch/arm/mach-imx/mach-mx27_3ds.c:94:31: warning: incorrect type in argument 1 (different signedness) arch/arm/mach-imx/mach-mx27_3ds.c:94:31: expected int const *pin_list arch/arm/mach-imx/mach-mx27_3ds.c:94:31: got unsigned int static [toplevel] *<noident> Signed-off-by:
-
Uwe Kleine-König authored
This fixes the following sparse warning: arch/arm/mach-imx/pcm970-baseboard.c:203:30: warning: symbol 'pcm970_sja1000_platform_data' was not declared. Should it be static? Signed-off-by:
-
Uwe Kleine-König authored
This fixes many sparse warnings like: arch/arm/mach-imx/clock-imx27.c:597:1: warning: Using plain integer as NULL pointer Signed-off-by:
-
Sascha Hauer authored
Currently the uarts and timer only work because they are turned on by reset default. Make them secondary clocks of their corresponding peripheral clocks to make sure they are turned on when necessary. Also, register some clocks to get rid of compiler warnings Signed-off-by:
-
Sascha Hauer authored
Signed-off-by:
-
Uwe Kleine-König authored
Addiontionally make the interrupt #defines match the base address defines MX.._NFC_BASE_ADDR. Signed-off-by:
-
Sascha Hauer authored
Signed-off-by:
-
Sascha Hauer authored
Signed-off-by:
-
Uwe Kleine-König authored
Signed-off-by:
-
Sascha Hauer authored
Signed-off-by:
-
Sascha Hauer authored
Signed-off-by:
-
Sascha Hauer authored
Signed-off-by:
-
Sascha Hauer authored
Signed-off-by:
-
Jason Wang authored
A 2M bytes SPI NOR flash(sst25vf016b) is soldered on the mx51_3ds board. So add the corresponding device for it. Signed-off-by:
Jason Wang <jason77.wang@gmail.com> Acked-by:
Grant Likely <grant.likely@secretlab.ca> Signed-off-by:
-
Jason Wang authored
Signed-off-by:
-
Jason Wang authored
On the imx51_3ds board, eCSPI2 is connected to a SPI NOR flash, now add iomux definitions for those used pins. Signed-off-by:
-
Jason Wang authored
Signed-off-by:
-
Uwe Kleine-König authored
Acked-by:
-
Uwe Kleine-König authored
Acked-by:
-
Uwe Kleine-König authored
Acked-by:
-
Uwe Kleine-König authored
The driver recently learned to handle platform ids. Make use of this new feature. The up side is that the driver needs less knowledge about the spi interfaces used on different SoCs. Acked-by:
-
Uwe Kleine-König authored
i.MX51 comes with two eCSPI interfaces (that are quite different from what was known before---the tried and tested Freescale way) and a CSPI interface that is identical to the devices found on i.MX25 and i.MX35. This patch is a merge of two very similar patches (by Jason Wang and Sascha Hauer resp.) plus a (now hopefully correct) reimplementation of the clock calculation. Acked-by:
-
Uwe Kleine-König authored
This prepares adding support for imx51's eCSPI. This IP has seperate control and config bits for all four supported chip selects, so the config routine needs to know which chip select is being used even if the chipselect is realized by a gpio. Acked-by:
-
Uwe Kleine-König authored
Nearly everything that is needed is provided by the version of the SPI IP. Now the only checks left using cpu_is_... are clk divider tuning on mx21/mx27 and autodetection (which will die soon). Acked-by:
-
