- 20 Nov, 2020 3 commits
-
-
Jonathan Marek authored
Add the apps_smmu node for sm8250. For UFS, now that the kernel initializes the iommu, the stream mappings set by the bootloader are cleared. Adding the iommus property is required so that new mappings are created for UFS. Signed-off-by: Jonathan Marek <jonathan@marek.ca> Link: https://lore.kernel.org/r/20200609194030.17756-5-jonathan@marek.caSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Jonathan Marek authored
Add the apps_smmu node for sm8150. For UFS, now that the kernel initializes the iommu, the stream mappings set by the bootloader are cleared. Adding the iommus property is required so that new mappings are created for UFS. Signed-off-by: Jonathan Marek <jonathan@marek.ca> Reviewed-by: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org> Tested-by: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org> Link: https://lore.kernel.org/r/20200609194030.17756-4-jonathan@marek.caSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Souradeep Chowdhury authored
Add LLCC system cache controller entry for sm8150 to support sm8150 for LLCC. Signed-off-by: Souradeep Chowdhury <schowdhu@codeaurora.org> Link: https://lore.kernel.org/r/8f0e818485941076d62a8dc9f711b0fb868ba080.1601452132.git.schowdhu@codeaurora.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
- 11 Nov, 2020 26 commits
-
-
Douglas Anderson authored
After many years of struggle, commit fa2d0aa9 ("mmc: core: Allow setting slot index via device tree alias") finally allows the use of aliases to number SD/MMC slots. Let's do that for sc7180 SoCs so that if eMMC and SD are both used they have consistent numbers across boots and kernel changes. Picking numbers can be tricky. Do we call these "1" and "2" to match the name in documentation or "0" and "1" with the assertion that we should always start at 0 and count up? While the "start counting at 0" makes sense if there are not already well-defined numbers for all sd/mmc controllers, in the case of sc7180 there _are_ well defined numbers. IMO it is less confusing to use those and match the docs. Signed-off-by: Douglas Anderson <dianders@chromium.org> Link: https://lore.kernel.org/r/20201111073652.1.Ia5bccd9eab7d74ea1ea9a7780e3cdbf662f5a464@changeidSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Vinod Koul authored
DMA controller binding describes the node name should be dma-controller and not dma, so fix the node name Signed-off-by: Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20201027164511.476312-10-vkoul@kernel.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Vinod Koul authored
DMA controller binding describes the node name should be dma-controller and not dma, so fix the node name Signed-off-by: Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20201027164511.476312-9-vkoul@kernel.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Vinod Koul authored
DMA controller binding describes the node name should be dma-controller and not dma, so fix the node name Signed-off-by: Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20201027164511.476312-8-vkoul@kernel.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Vinod Koul authored
DMA controller binding describes the node name should be dma-controller and not dma, so fix the node name Signed-off-by: Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20201027164511.476312-7-vkoul@kernel.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Vinod Koul authored
DMA controller binding describes the node name should be dma-controller and not dma, so fix the node name Signed-off-by: Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20201027164511.476312-6-vkoul@kernel.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Vinod Koul authored
DMA controller binding describes the node name should be dma-controller and not dma, so fix the node name Signed-off-by: Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20201027164511.476312-5-vkoul@kernel.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Vinod Koul authored
DMA controller binding describes the node name should be dma-controller and not dma, so fix the node name Signed-off-by: Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20201027164511.476312-4-vkoul@kernel.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Vinod Koul authored
DMA controller binding describes the node name should be dma-controller and not dma, so fix the node name Signed-off-by: Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20201027164511.476312-3-vkoul@kernel.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Vinod Koul authored
DMA controller binding describes the node name should be dma-controller and not dma, so fix the node name Signed-off-by: Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20201027164511.476312-2-vkoul@kernel.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
Add device tree support for Microsoft Lumia 950 XL smartphone. It is based on the msm8994 chipset and is able to boot Linux using a custom EDK2 implementation. EL2 core startup is possible with spin-table, but for now, we'll stick with PSCI. The board currently supports: * Screen console via EFIFB * SDHCI * I2C * UART * PSCI core bringup Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-12-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
This is a very basic dwc3 configuration (no PHYs yet), but it works. Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-11-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
This is a very basic dwc3 configuration (no PHYs yet), but it works. Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-10-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
This adds touchscreen capabilities to the Lumia 950. Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-9-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
This will be required to support touchscreen on Lumia devices. Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-8-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
Add SDHCI2 to enable use of uSD cards on msm8994. Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-7-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
This will let us use SD cards on our devices. Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-6-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
Add a common compatible and switch to gpio-ranges. Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-5-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
This will shut down the platform in case the PMIC overheats. Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-4-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-3-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Konrad Dybcio authored
Add VADC note and some of its channels to allow for voltage/temperature reading. Signed-off-by: Konrad Dybcio <konradybcio@gmail.com> Link: https://lore.kernel.org/r/20201005150313.149754-2-konradybcio@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Akhil P Oommen authored
Add cooling-cells property and the cooling maps for the gpu tzones to support GPU cooling. Signed-off-by: Akhil P Oommen <akhilpo@codeaurora.org> Reviewed-by: Matthias Kaehlcke <mka@chromium.org> Link: https://lore.kernel.org/r/1604054832-3114-2-git-send-email-akhilpo@codeaurora.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Matthias Kaehlcke authored
Add configs for lazor rev2 and rev3. There are no relevant deltas between rev1 and rev2, so just add the rev2 compatible string to the rev1 config. One important delta in rev3 is a switch of the power supply for the onboard USB hub from 'pp3300_l7c' to 'pp3300_a' + a load switch. The actual regulator switch is done by the patch 'arm64: dts: qcom: sc7180-trogdor: Make pp3300_a the default supply for pp3300_hub', since it affects the entire trogdor platform. Here we only add the .dts files for lazor rev3 and replace the generic compatible entries in the rev1 .dts files. Reviewed-by: Douglas Anderson <dianders@chromium.org> Signed-off-by: Matthias Kaehlcke <mka@chromium.org> Link: https://lore.kernel.org/r/20201106140125.v3.1.I5a75056d573808f40fed22ab7d28ea6be5819f84@changeidSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Zhen Lei authored
The scripts/dtc/checks.c requires that the node have empty "dma-ranges" property must have the same "#address-cells" and "#size-cells" values as the parent node. Otherwise, the following warnings is reported: arch/arm64/boot/dts/qcom/ipq6018.dtsi:185.3-14: Warning \ (dma_ranges_format): /soc:dma-ranges: empty "dma-ranges" property but \ its #address-cells (1) differs from / (2) arch/arm64/boot/dts/qcom/ipq6018.dtsi:185.3-14: Warning \ (dma_ranges_format): /soc:dma-ranges: empty "dma-ranges" property but \ its #size-cells (1) differs from / (2) Arnd Bergmann figured out why it's necessary: Also note that the #address-cells=<1> means that any device under this bus is assumed to only support 32-bit addressing, and DMA will have to go through a slow swiotlb in the absence of an IOMMU. Suggested-by: Arnd Bergmann <arnd@arndb.de> Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> Signed-off-by: Zhen Lei <thunder.leizhen@huawei.com> Link: https://lore.kernel.org/r/20201016090833.1892-3-thunder.leizhen@huawei.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Sibi Sankar authored
The modem firmware memory requirements vary between 32M/140M on no-lte/lte skus respectively, so fixup the modem memory region to reflect the requirements. Reviewed-by: Evan Green <evgreen@chromium.org> Signed-off-by: Sibi Sankar <sibis@codeaurora.org> Link: https://lore.kernel.org/r/1602786476-27833-1-git-send-email-sibis@codeaurora.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Taniya Das authored
Add the camera clock controller node supported on SC7180. Reviewed-by: Douglas Anderson <dianders@chromium.org> Signed-off-by: Taniya Das <tdas@codeaurora.org> Link: https://lore.kernel.org/r/1604687907-25712-1-git-send-email-tdas@codeaurora.org [bjorn: Dropped camcc include] Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
- 10 Nov, 2020 2 commits
-
-
Rob Clark authored
Set the qcom,adreno-smmu compatible string for the GPU SMMU to enable split pagetables and per-instance pagetables for drm/msm. Signed-off-by: Rob Clark <robdclark@chromium.org> Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/20200905200454.240929-21-robdclark@gmail.comSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Jordan Crouse authored
Set the qcom,adreno-smmu compatible string for the GPU SMMU to enable split pagetables and per-instance pagetables for drm/msm. Signed-off-by: Jordan Crouse <jcrouse@codeaurora.org> Signed-off-by: Rob Clark <robdclark@chromium.org> Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/20201109184728.2463097-5-jcrouse@codeaurora.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
- 03 Nov, 2020 4 commits
-
-
Alexandru Stan authored
We want userspace to represent the human perceived brightness. Since the led drivers and the leds themselves don't have a linear response to the value we give them in terms of perceived brightness, we'll bake the curve into the dts. The panel also doesn't have a good response under 5%, so we'll avoid sending it anything lower than that. Note: Ideally this patch should be coupled with the driver change from "backlight: pwm_bl: Fix interpolation", but it can work without it, without looking too ugly. Acked-by: Daniel Thompson <daniel.thompson@linaro.org> Reviewed-by: Douglas Anderson <dianders@chromium.org> Signed-off-by: Alexandru Stan <amstan@chromium.org> Link: https://lore.kernel.org/r/20201021220404.v3.2.Ie4d84af5a85e8dcb8f575845518fa39f324a827d@changeidSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Stanimir Varbanov authored
Populate Venus DT node with interconnect properties. Reviewed-by: Georgi Djakov <georgi.djakov@linaro.org> Signed-off-by: Stanimir Varbanov <stanimir.varbanov@linaro.org> Link: https://lore.kernel.org/r/20201102113529.16152-1-stanimir.varbanov@linaro.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Dmitry Baryshkov authored
Enable PMIC's RTC device on SM8250-MTP board. Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20201103005432.1181832-2-dmitry.baryshkov@linaro.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Dmitry Baryshkov authored
Enable PMIC's RTC device on RB5 board. Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20201103005432.1181832-1-dmitry.baryshkov@linaro.orgSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
- 02 Nov, 2020 1 commit
-
-
Evan Green authored
Add the soc-specific compatible string so that it can be matched more specifically now that the driver cares which SoC it's on. Signed-off-by: Evan Green <evgreen@chromium.org> Reviewed-by: Douglas Anderson <dianders@chromium.org> Link: https://lore.kernel.org/r/20201028172737.v3.2.Ia3b68ac843df93c692627a3a92b947b3a5785863@changeidSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
- 27 Oct, 2020 2 commits
-
-
Douglas Anderson authored
As talked about in the patch ("arm64: dts: qcom: sc7180: Provide pinconf for SPI to use GPIO for CS"), on some boards it makes much more sense (and is much more efficient) to think of the SPI Chip Select as a GPIO. Trogdor is one such board where the SPI parts don't run in GSI mode and we do a lot of SPI traffic. Signed-off-by: Douglas Anderson <dianders@chromium.org> Reviewed-by: Stephen Boyd <swboyd@chromium.org> Reviewed-by: Akash Asthana <akashast@codeaurora.org> Link: https://lore.kernel.org/r/20200921142655.v3.2.I3c57d8b6d83d5bdad73a413eea1e249a98d11973@changeidSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Douglas Anderson authored
When the chip select line is controlled by the QUP, changing CS is a time consuming operation. We have to send a command over to the geni and wait for it to Ack us every time we want to change (both making it high and low). To send this command we have to make a choice in software when we want to control the chip select, we have to either: A) Wait for the Ack via interrupt which slows down all SPI transfers (and incurrs extra processing associated with interrupts). B) Sit in a loop and poll, waiting for the Ack. Neither A) nor B) is a great option. We can avoid all of this by realizing that, at least on some boards, there is no advantage of considering this line to be a geni line. While it's true that geni _can_ control the line, it's also true that the line can be a GPIO and there is no downside of viewing it that way. Setting a GPIO is a simple MMIO operation. This patch provides definitions so a board can easily select the GPIO mode. NOTE: apparently, it's possible to run the geni in "GSI" mode. In GSI the SPI port is allowed to be controlled by more than one user (like firmware and Linux) and also the port can operate sequences of operations in one go. In GSI mode it _would_ be invalid to look at the chip select as a GPIO because that would prevent other users from using it. In theory GSI mode would also avoid some overhead by allowing us to sequence the chip select better. However, I'll argue GSI is not relevant for all boards (and certainly not any boards supported by mainline today). Why? - Apparently to run a SPI chip in GSI mode you need to initialize it (in the bootloader) with a different firmware and then it will always run in GSI mode. Since there is no support for GSI mode in the current Linux driver, it must be that existing boards don't have firmware that's doing that. Note that the kernel device tree describes hardware but also firmware, so it is legitimate to make the assumption that we don't have GSI firmware in a given dts file. - Some boards with sc7180 have SPI connected to the Chrome OS EC or security chip (Cr50). The protocols for talking to cros_ec and cr50 are extremely complex. Both drivers in Linux fully lock the bus across several distinct SPI transfers. While I am not an expert on GSI mode it feels highly unlikely to me that we'd ever be able to enable GSI mode for these devices. From a testing perspective, running "flashrom -p ec -r /tmp/foo.bin" in a loop after this patch shows almost no reduction in time, but the number of interrupts per command goes from 32357 down to 30611 (about a 5% reduction). Signed-off-by: Douglas Anderson <dianders@chromium.org> Reviewed-by: Stephen Boyd <swboyd@chromium.org> Reviewed-by: Akash Asthana <akashast@codeaurora.org> Link: https://lore.kernel.org/r/20200921142655.v3.1.I997a428f58ef9d48b37a27a028360f34e66c00ec@changeidSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
- 26 Oct, 2020 2 commits
-
-
Stephan Gerhold authored
s1 (VDDCX) and l3 (VDDMX) are now managed by rpmpd as power domains. This allows us to vote for voltage corners instead of voting for raw voltages. But we cannot manage these as regulator and power domain at the same time: The votes by rpmpd would conflict with the ones from the regulator driver. All users of these regulators have been converted to power domains. Make sure that no new users are added by removing s1 and l3 from the regulator definitions. This also allows us to remove the arbitrary voltage constraints we have been using for these regulators. Not all of the voltages listed there would actually have been safe for the boards. Signed-off-by: Stephan Gerhold <stephan@gerhold.net> Link: https://lore.kernel.org/r/20200916104135.25085-11-stephan@gerhold.netSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-
Stephan Gerhold authored
So far we have been making proxy votes for the remote processors through the regulator interface. Now that we have rpmpd it's better to vote for performance states through the power domain interface. This also allows us to move these supplies back to msm8916.dtsi because the device tree binding for RPMPD is independent of the underlying regulator/PMIC. Signed-off-by: Stephan Gerhold <stephan@gerhold.net> Link: https://lore.kernel.org/r/20200916104135.25085-10-stephan@gerhold.netSigned-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-