- 26 Sep, 2017 40 commits
-
-
Jerry Zuo authored
Check if adding surface is failed to prevent NULL pointer deref. Signed-off-by:
Jerry Zuo <Jerry.Zuo@amd.com> Reviewed-by:
Harry Wentland <Harry.Wentland@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Amy Zhang authored
Signed-off-by:
Amy Zhang <Amy.Zhang@amd.com> Reviewed-by:
Tony Cheng <Tony.Cheng@amd.com> Acked-by:
-
Zeyu Fan authored
Signed-off-by:
Zeyu Fan <Zeyu.Fan@amd.com> Reviewed-by:
-
Corbin McElhanney authored
Passing NULL as surfaceUpdates to dc_update_surfaces_and_stream now updates just the stream. Code that is dependent on srf_updates was moved below the NULL check. Signed-off-by:
Corbin McElhanney <corbin.mcelhanney@amd.com> Reviewed-by:
-
Charlene Liu authored
Signed-off-by:
Charlene Liu <charlene.liu@amd.com> Reviewed-by:
-
Andrey Grodzovsky authored
Signed-off-by:
Andrey Grodzovsky <Andrey.Grodzovsky@amd.com> Reviewed-by:
-
Andrey Grodzovsky authored
Summury of changes: 1: Both in check and commit Connector properties were handled as part of for_each(crtc) loop while they shoud have been handled in a dedicated for_each(connector) loop since they are connector properties. Moved. 2: Removed hacky plane add in amdgpu_dm_connector_atomic_set_property to force iteration on plane forconnector property. This was causing double call to commit_surface_for_stream both in crtc loop and plane loop. 3: Remove middleman DC interface and call dc_commit_surfaces_to_stream directly to increase code clarity. Remove it from atomic_commit. Signed-off-by:
-
Harry Wentland authored
DCN bw calcs currently rely on the following gcc options: -mhard-float -msse -mpreferred-stack-boundary=4 We probably shouldn't really try building this on architectures other than x86. CC: Alex Deucher <Alexander.Deucher@amd.com> CC: Christian König <christian.koenig@amd.com> CC: Michel Dänzer <michel.daenzer@amd.com> CC: Tony Cheng <Tony.Cheng@amd.com> CC: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Signed-off-by:
-
Andrey Grodzovsky authored
Scaler code in case of UPDATE_TYPE_MED was not called since new pipe context and current context are the same. Signed-off-by:
Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Acked-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Andrey Grodzovsky authored
This flag is needed to pass several of IGT test cases. Signed-off-by:
-
Alex Deucher authored
Signed-off-by: -
Rex Zhu authored
to free up drm mode_config info. fix issue: unload amdgpu, can't load amdgpu again. [drm:drm_debugfs_init [drm]] *ERROR* Cannot create /sys/kernel/debug/dri/0 [drm:drm_minor_register [drm]] *ERROR* DRM: Failed to initialize /sys/kernel/debug/dri. Signed-off-by:
Rex Zhu <Rex.Zhu@amd.com> Acked-by:
-
Harry Wentland authored
This will be NULL on a new stream. DC handles it gracefully. Signed-off-by:
-
Harry Wentland authored
Signed-off-by:
Sun peng Li <Sunpeng.Li@amd.com> Reviewed-by:
Roman Li <Roman.Li@amd.com> Acked-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Dmytro Laktyushkin authored
This is causing asserts for dce 8 and 10 since they do not contain this field. It is also unnecessary for later DCEs as it is left in it's default state of 0 Signed-off-by:
-
Tony Cheng authored
need to program DCSURF_PRIMARY_SURFACE_ADDRESS last as HW automatically latch rest of addr regs on write when SURFACE_UPDATE_LOCK is not used Signed-off-by:
Yongqiang Sun <yongqiang.sun@amd.com> Acked-by:
-
Andrey Grodzovsky authored
You cannot have modeset and flip in the same call for same CRTC, in such case it will be set mode and set plane, not a flip. Signed-off-by:
-
Andrey Grodzovsky authored
Use DC interface to query for plane update type so in case of FULL update you flush any outstanding commits. Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
Tom St Denis <tom.stdenis@amd.com> Reviewed-by:
-
Tom St Denis authored
Also change sizeof to be automatic based on type declaration. Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Simplify the function by removing identical looking code blocks. Signed-off-by:
-
Ayyappa Chandolu authored
ASSR mode is not enable when we connect eDP panel via DP to eDP converter. connector_signal is coming as SIGNAL_TYPE_DISPLAY_PORT. Present code ignoring panel_mode_edp for SIGNAL_TYPE_DISPLAY_PORT. Added checking panel_mode_edp for all signals. Signed-off-by:
Ayyappa Chandolu <Ayyappa.Chandolu@amd.com> Reviewed-by:
-
Andrey Grodzovsky authored
Signed-off-by:
-
Leo (Sunpeng) Li authored
1. Implemented dcn10_ipp_program_input_lut(), following the existing interface. 2. Added missing registers as needed 3. Change to REG_GET for *ram_select() funcs. 4. Removed gamma table init from DiagsDM::make_surface() for resolving CRC errors. Reason: Legacy LUT will be deprecated soon for Raven in favor of degamma/regamma. Signed-off-by:
-
Leo (Sunpeng) Li authored
use_lut() checks if the input surface's pixel format is compatible with a 256 entry LUT. This function can be used across different versions and not just dce11. Signed-off-by:
-
Dmytro Laktyushkin authored
Apply dc_get_validate_context re-entrancy fix to dc_validate_resources instead Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Roman Li authored
- fixing bug in calculation of reg offset for D5VGA_CONTROL Signed-off-by:
-
Tony Cheng authored
instead of GC, as after GFX off, GC can be power gated any time Signed-off-by:
-
Andrey Grodzovsky authored
Remove extra loop we have for page flips and do flips in same loop we do for surface create/update. Add documentation for synchronization between commits on different crtcs. Rename function to have DM prefix. Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Leo (Sunpeng) Li authored
Calling dcn10_cursor_set_position() before dcn10_cursor_set_attributes() with invalid (0-value) attributes can cause the ASIC to hang. This fix checks that address.quadpart is non-zero within set_position before calling set_attributes. Signed-off-by:
-
Andrey Grodzovsky authored
Signed-off-by:
-
Andrey Grodzovsky authored
Today we use special interface for flip because of fear of cuncurency issues over dc->current_ctx. This should be no longer an issue when flipping on multiple CRTCs concurently since for fast update (as flip is) no new context is created and the exsisitng is not destroyed. For full updates case when removing or adding streams on once CRTC while flipping on another Adding all current active CRTC's states to the atomic commit in amdgpu_dm_atomic_check will garntee that any such full update commit will wait for completion of any outstanding flip. Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
