- 19 Sep, 2016 5 commits
-
-
Rex Zhu authored
Signed-off-by:
Rex Zhu <Rex.Zhu@amd.com> Reviewed-by:
Alex Deucher <alexander.deucher@amd.com> Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
-
Alex Deucher authored
This is not necessary as pointed out by Lukas Wunner. This reverts commit 5e0b1617.
-
Alex Deucher authored
This is not necessary as pointed out by Lukas Wunner. This reverts commit f46cf373.
-
Alex Deucher authored
Reviewed-by:
Tom St Denis <tom.stdenis@amd.com> Reported-by:
Christian Inci <chris.pcguy.inci@gmail.com> Signed-off-by:
-
- 16 Sep, 2016 29 commits
-
-
Alexandre Courbot authored
Patch 3d50d4dc exposed the CPU address of DMA-allocated pages as returned by dma_alloc_coherent because Nouveau on Tegra needed it. This is not required anymore - as there were no other users for it, remove it and save some memory for everyone. Reviewed-by:
Christian König <christian.koenig@amd.com> Signed-off-by:
Alexandre Courbot <acourbot@nvidia.com> Signed-off-by:
-
Baoyou Xie authored
We get 2 warnings when building kernel with W=1: drivers/gpu/drm/radeon/radeon_device.c:1961:5: warning: no previous prototype for 'radeon_debugfs_init' [-Wmissing-prototypes] drivers/gpu/drm/radeon/radeon_device.c:1966:6: warning: no previous prototype for 'radeon_debugfs_cleanup' [-Wmissing-prototypes] In fact, these functions are dummy, but can be removed, so this patch removes them. Reviewed-by:
Baoyou Xie <baoyou.xie@linaro.org> Signed-off-by:
-
Baoyou Xie authored
We get 2 warnings when building kernel with W=1: drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.c:985:5: warning: no previous prototype for 'amdgpu_ttm_init' [-Wmissing-prototypes] drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.c:1092:6: warning: no previous prototype for 'amdgpu_ttm_fini' [-Wmissing-prototypes] In fact, both functions are declared in drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.c, but should be declared in a header file, thus can be recognized in other file. So this patch moves the declarations into drivers/gpu/drm/amd/amdgpu/amdgpu.h. Reviewed-by:
-
Alex Deucher authored
Use them to more accurately determine the ring size required for ib submission. v2: drop extra alignment Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Reviewed-by:
-
Alex Deucher authored
Used to properly calculate space on the ring for ib submissions. Reviewed-by:
-
Alex Deucher authored
These are not used yet. Reviewed-by:
Edward O'Callaghan <funfunctor@folklore1984.net> Reviewed-by:
-
Alex Deucher authored
GDS works differently on GFX6, plus the callback was empty. Reviewed-by:
-
Alex Deucher authored
Missing for gfx6. Reviewed-by:
-
Alex Deucher authored
The compute functions just called the gfx functions, drop the wrapper. Reviewed-by:
-
Alex Deucher authored
We switched the other asics, but missed this. Reviewed-by:
-
Rex Zhu authored
partially revert commit I36f3c9e3a28cbf290652edfb6e19109da660c4f1 this will lead APU can't work. Signed-off-by:
Huang Rui <ray.huang@amd.com> Signed-off-by:
-
Rex Zhu authored
no need to set cg for uvd/vce in late init. As when ring test, uvd/vce's dpm will be enabled/disabled. the cg will be set. fix issue suspend when play video or encode, then resume back, the clock will be bypassed on Polaris/Fiji. Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
-
Jordan Lazare authored
Reviewed-by:
Jordan Lazare <Jordan.Lazare@amd.com> Cc: stable@vger.kernel.org Signed-off-by:
-
- 14 Sep, 2016 6 commits
-
-
Christian König authored
Use an explicit limit when moving things around to force address space allocation. Signed-off-by:
-
Christian König authored
This way the address space gets allocated immediately. Signed-off-by:
-
Christian König authored
Doesn't make much sense to clear the GTT when it was never filled. Signed-off-by:
-
Christian König authored
An invalid offset to be used by custom VRAM/GGT manager when we don't have an offset for an BO. Signed-off-by:
-
Christian König authored
We need to validate the offset to make sure that we don't write after the BO. Additional to that a page should be enough and can make address space handling much easier. Signed-off-by:
-
Christian König authored
Makes more sense to keep that together. Signed-off-by:
Chunming Zhou <david1.zhou@amd.com> Reviewed-by:
-
