- 27 Dec, 2019 4 commits
-
-
Bjorn Andersson authored
As the definition of available PMICs and the names of their outputs are board specifc move this to db820c.dtsi Acked-by:
Vinod Koul <vkoul@kernel.org> Signed-off-by:
Bjorn Andersson <bjorn.andersson@linaro.org>
-
Bjorn Andersson authored
Supplies for the various components in the SoC depends on board layout, so move the supply definitions to db820c.dtsi instead of carrying them in the platform dtsi. Acked-by:
-
Bjorn Andersson authored
Instead of mimicing the structure of the platform, reference nodes by their label in apq8096-db820c.dtsi. Add labels in msm8996.dtsi where necessary. Acked-by:
-
Bjorn Andersson authored
The USB id pins and wlan regulator are not platform devices, so move them out of /soc Acked-by:
-
- 21 Dec, 2019 2 commits
-
-
Bjorn Andersson authored
The WiFi firmware used on db845c implements the 8bit host-capability message, so enable the quirk for this. Reviewed-by:
Jeffrey Hugo <jeffrey.l.hugo@gmail.com> Signed-off-by:
-
Douglas Anderson authored
This is just like commit ac00546a ("arm64: dts: qcom: sc7180: Rename gic-its node to msi-controller") but for sdm845. This fixes all arm64/qcom device trees that I could find. Reviewed-by:
Rajendra Nayak <rnayak@codeaurora.org> Reviewed-by:
Stephen Boyd <swboyd@chromium.org> Signed-off-by:
Douglas Anderson <dianders@chromium.org> Link: https://lore.kernel.org/r/20191216222021.1.I684f124a05a1c3f0b113c8d06d5f9da5d69b801e@changeidSigned-off-by:
-
- 20 Dec, 2019 5 commits
-
-
Sibi Sankar authored
This patch adds ADSP, MPSS and SLPI nodes for MSM8998 SoCs. Signed-off-by:
Sibi Sankar <sibis@codeaurora.org> Link: https://lore.kernel.org/r/20191218132217.28141-6-sibis@codeaurora.orgSigned-off-by:
-
Sibi Sankar authored
Update existing and add missing regions to the reserved memory map, as described in version 7.1 Signed-off-by:
-
Sibi Sankar authored
Add scm, smem, smp2p, aoss-qmp, aoss-cc and pdc-global device nodes to SC7180 SoCs. Signed-off-by:
-
Sibi Sankar authored
Add cpufreq HW device node to scale 4-Silver/3-Gold/1-Gold+ cores on SM8150 SoCs. Signed-off-by:
-
Sai Prakash Ranjan authored
Update the compatible for QCS404 watchdog timer with proper SoC specific compatible. Signed-off-by:
Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org> Link: https://lore.kernel.org/r/757995875cc12d3f5a8f5fd5659b04653950970a.1576211720.git.saiprakash.ranjan@codeaurora.orgSigned-off-by:
-
- 18 Dec, 2019 6 commits
-
-
Douglas Anderson authored
Commit f4a73f5e ("pinctrl: qcom: sc7180: Add new qup functions") has landed which means that we absolutely need to use the proper names for the pinmuxing for I2C/UART numbers 2, 4, 7, and 9. Let's do it. For reference: - If you get only one of this commit and the pinctrl commit then none of I2C/UART 2, 4, 7, and 9 will work. - If you get neither of these commits then I2C 2, 4, 7, and 9 will work but not UART. ...but despite the above it should be fine for this commit to land in the Qualcomm tree because sc7180.dtsi only exists there (it hasn't made it to mainline). Reviewed-by:
Matthias Kaehlcke <mka@chromium.org> Reviewed-by:
-
Jeffrey Hugo authored
The pm8005_s1 is VDD_GFX, and needs to be on to enable the GPU. This should be hooked up to the GPU CPR, but we don't have support for that yet, so until then, just turn on the regulator and keep it on so that we can focus on basic GPU bringup. Signed-off-by:
-
Maulik Shah authored
Specify wakeup parent irqchip for sc7180 TLMM. Reviewed-by:
Lina Iyer <ilina@codeaurora.org> Reviewed-by:
Maulik Shah <mkshah@codeaurora.org> Link: https://lore.kernel.org/r/1572419178-5750-3-git-send-email-mkshah@codeaurora.orgSigned-off-by:
-
Sibi Sankar authored
Add ADSP, CDSP, MPSS and SLPI device tree nodes for SM8150 SoC. Tested-by:
-
Matthias Kaehlcke authored
The SC7180 device tree nodes should be ordered by address. Re-shuffle some nodes which currently don't follow this convention. Since we are already moving it add a missing leading zero to the address in the 'reg' property of the 'interrupt-controller@b220000' node. Signed-off-by:
-
Jeffrey Hugo authored
It turns out that the wcn3990 can float the gpio lines during bootup, etc which will result in the uart core thinking there is incoming data. This results in the bluetooth stack getting garbage. By applying a bias to match what wcn3990 would drive, the issue is corrected. Signed-off-by:
-
- 17 Dec, 2019 1 commit
-
-
Stephen Boyd authored
Add the cr50 device to the spi controller it is attached to. This enables /dev/tpm0 and some login things on Cheza. Reviewed-by:
-
- 16 Dec, 2019 1 commit
-
-
Sibi Sankar authored
Add the SMP2P nodes for the remoteproc states for ADSP, CDSP, MPSS and SLPI remoteprocs. Signed-off-by:
-
- 12 Dec, 2019 10 commits
-
-
Douglas Anderson authored
The bindings for the QMP PHY are truly strange. I believe (?) that they may have originated because with PCIe each lane is treated as a different PHY and the same PHY driver is used for a whole bunch of things (incluidng PCIe). In any case, now that we have "make dtbs_check", we find that having the outer node named "phy" triggers the "schemas/phy/phy-provider.yaml" schema, yelling about: phy@88e9000: '#phy-cells' is a required property Let's call the outer node the "phy-wrapper" and the inner node the "phy" to make dtbs_check happy. Reviewed-by:
-
Douglas Anderson authored
This is just like commit e77cc85e ("arm64: dts: qcom: sdm845: remove macro from unit name"). It fixes the error in 'make dtbs_check': arch/arm64/boot/dts/qcom/sc7180-idp.dt.yaml: adc@3100: 'adc-chan@0x06' does not match any of the regexes: ... Reviewed-by:
-
Douglas Anderson authored
Running "dtbs_check" yells: '#clock-cells' is a dependency of 'clock-output-names' ...and sure enough the bindings say we should have "#clock-cells". Add it. Reviewed-by:
-
Douglas Anderson authored
Running `make dtbs_check` yells: arch/arm64/boot/dts/qcom/sc7180-idp.dt.yaml: interrupt-controller@17a00000: gic-its@17a40000: False schema From "arm,gic-v3.yaml" we can grok that this is explained by the comment "msi-controller is preferred". Switch to the preferred name so that dtbs_check stops yelling. Reviewed-by:
-
Douglas Anderson authored
Running `make dtbs_check` yells because qcom.yaml says that we should have: - items: - enum: - qcom,sc7180-idp - const: qcom,sc7180 ...but we're missing "qcom,sc7180". Add it. Reviewed-by: -
Sibi Sankar authored
Add the DT node for the rpmhpd power controller. Reviewed-by:
-
Rajendra Nayak authored
Add aliases for all i2c and spi nodes Reviewed-by:
-
Rajendra Nayak authored
remove the additional CS muxes that were added by default for spi so every board using sc7180 does not have to override it. Reviewed-by:
-
Loic Poulain authored
The Dragonboard-410c is able to act either as USB Host or Device. The role can be determined at runtime via the USB_HS_ID pin which is derived from the micro-usb port VBUS pin. In Host role, SoC USB D+/D- are routed to the onboard USB 2.0 HUB. In Device role, SoC USB D+/D- are routed to the USB 2.0 micro B port. Routing is selected via USB_SW_SEL_PM gpio. In device role USB HUB can be held in reset. chipidea driver expects two extcon device pointers, one for the EXTCON_USB event and one for the EXTCON_USB_HOST event. Since the extcon-usb-gpio device is capable of generating both these events, point two times to this extcon device. Signed-off-by:
Loic Poulain <loic.poulain@linaro.org> Link: https://lore.kernel.org/r/1576083014-5842-1-git-send-email-loic.poulain@linaro.orgSigned-off-by:
-
Stephan Gerhold authored
PM8916 has one vibration motor driver that is already supported by the pm8xxx-vibrator driver. Add a node describing it to pm8916.dtsi. Keep it disabled by default since not all devices make use of it. Signed-off-by:
Stephan Gerhold <stephan@gerhold.net> Link: https://lore.kernel.org/r/20191211192906.56638-1-stephan@gerhold.netSigned-off-by:
-
- 11 Dec, 2019 11 commits
-
-
Sandeep Maheswaram authored
Add nodes for DWC3 USB controller, QMP and QUSB PHYs. Signed-off-by:
Sandeep Maheswaram <sanm@codeaurora.org> Reviewed-by:
-
Rajeshwari authored
Add TSENS node and user thermal zone for TSENS sensors in SC7180. Signed-off-by:
Rajeshwari <rkambl@codeaurora.org> Link: https://lore.kernel.org/r/1574934847-30372-2-git-send-email-rkambl@codeaurora.orgSigned-off-by:
-
Jeffrey Hugo authored
Add MSM8998 GPU Clock Controller DT node. Signed-off-by:
-
Vinod Koul authored
Enable the UFS HC and phy nodes and add regulators used by these. Signed-off-by:
-
Vinod Koul authored
Add the ufs hc node and ufs phy nodes found in SM8150 Signed-off-by:
-
Vinod Koul authored
Now that header defining gcc clocks is upstream, use the enums instead of numbers Signed-off-by:
-
Taniya Das authored
cpufreq hw node required to scale CPU frequency on sc7180. Reviewed-by:
Taniya Das <tdas@codeaurora.org> Link: https://lore.kernel.org/r/0101016ed02b6356-5165eaaa-6c54-47ff-a008-821c91831e56-000000@us-west-2.amazonses.comSigned-off-by:
-
Manu Gautam authored
QUSB2 PHY on msm8996 doesn't work well when autosuspend by dwc3 core using USB2PHYCFG register is enabled. One of the issue seen is that PHY driver reports PLL lock failure and fails phy_init() if dwc3 core has USB2 PHY suspend enabled. Fix this by using quirks to disable USB2 PHY LPM/suspend and dwc3 core already takes care of explicitly suspending PHY during suspend if quirks are specified. Signed-off-by:
Manu Gautam <mgautam@codeaurora.org> Signed-off-by:
Paolo Pisati <p.pisati@gmail.com> Link: https://lore.kernel.org/r/20191209151501.26993-1-p.pisati@gmail.comSigned-off-by:
-
Sai Prakash Ranjan authored
Add device tree node for LLCC aka system cache controller for SC7180 SoC. Signed-off-by:
-
Sai Prakash Ranjan authored
Add APSS (Application Processor Subsystem) watchdog DT node for SM8150 SoC. Signed-off-by:
-
Sai Prakash Ranjan authored
Add APSS (Application Processor Subsystem) watchdog DT node for SC7180 SoC. Signed-off-by:
-
