- 20 Sep, 2023 37 commits
-
-
Duncan Ma authored
[Why] Two issues fixed: 1. Currently, driver does not allow idle prior to PSR entry. Once PSR1+IPS is enabled, there is intermittent hang due to DCN access from IrqMgr during IPS2. 2. Driver is sending multiple commands to PMFW and dmcub to exit IPS even during IPS0. [How] 1. Set driver allow optimization prior to entering PSR mode with the condition for eDP display only. Unregister all interrupts before allowing driver idle and re-register interrupts when exiting from idle. This will prevent IrqMgr to access DCN during IPS2. 2. Block sending PMFW and dmcub exit low power state commands when driver is not in idle state. Tested-by:
Daniel Wheeler <daniel.wheeler@amd.com> Reviewed-by:
Charlene Liu <charlene.liu@amd.com> Reviewed-by:
Jun Lei <jun.lei@amd.com> Reviewed-by:
Aric Cyr <aric.cyr@amd.com> Acked-by:
Qingqing Zhuo <qingqing.zhuo@amd.com> Signed-off-by:
Duncan Ma <duncan.ma@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Charlene Liu authored
Correct z8_watermark mask from 16bit to 20bit. Also, do not set dcn35 dprefclk in clk_mgr_construct. Tested-by:
Muhammad Ahmed <ahmed.ahmed@amd.com> Acked-by:
-
Artem Grishin authored
[Why] The STREAM_MAPPER_CONTROL register offset was left uninitialized, causing warning in the driver log at runtime [How] A temporary solution to add it into dcn35_create_resource_pool. [TODO] Remove duplication between SE_DCN35_REG_LIST_RI in dcn35_resource.h and SE_DCN35_REG_LIST in dcn35_dio_stream_encoder.h Tested-by:
Artem Grishin <artem.grishin@amd.com> Signed-off-by:
-
Wenjing Liu authored
Pipe resource interfaces were changed. Tested-by:
Wenjing Liu <wenjing.liu@amd.com> Signed-off-by:
-
Mustapha Ghaddar authored
For DPIA we should have preferred DIG assignment based on DPIA selected as per the ASIC design Tested-by:
George Shen <george.shen@amd.com> Acked-by:
Mustapha Ghaddar <mghaddar@amd.com> Signed-off-by:
-
Sung-huai Wang authored
set_static_screen_control has been updated for DCN3 series. Update it for DCN35. Tested-by:
Anthony Koo <anthony.koo@amd.com> Acked-by:
Sung-huai Wang <danny.wang@amd.com> Signed-off-by:
-
Sung Joon Kim authored
Call to immediate_disable_crtc was not checked before calling, exposing a potential null pointer hang. Tested-by:
Sung Joon Kim <sungkim@amd.com> Signed-off-by:
-
Muhammad Ahmed authored
PMFW ungate this feature, this can be enabled now Tested-by:
-
Qingqing Zhuo authored
Add DCN 35 case for dc_clk_mgr_create. Tested-by:
-
Charlene Liu authored
Add z8 watermarks to struct for DCN35. Tested-by:
Alvin Lee <alvin.lee2@amd.com> Acked-by:
-
Duncan Ma authored
[Why] Some of the stream encoder registers have register offset address 0. It is causing no display in some scenarios due to DIG_FE was not setup correctly and was not enabled. [How] Fix stream encoder register define list. Tested-by:
-
Hamza Mahfooz authored
On eDP we can receive invalid modes from dm_update_crtc_state() for entirely new streams for which drm_mode_set_crtcinfo() shouldn't be called on. So, instead of calling drm_mode_set_crtcinfo() from within create_stream_for_sink() we can instead call it from amdgpu_dm_connector_mode_valid(). Since, we are guaranteed to only call drm_mode_set_crtcinfo() for valid modes from that function (invalid modes are rejected by that callback) and that is the only user of create_validate_stream_for_sink() that we need to call drm_mode_set_crtcinfo() for (as before commit cb841d27 ("drm/amd/display: Always pass connector_state to stream validation"), that is the only place where create_validate_stream_for_sink()'s dm_state was NULL). Cc: stable@vger.kernel.org Link: https://gitlab.freedesktop.org/drm/amd/-/issues/2693 Fixes: cb841d27 ("drm/amd/display: Always pass connector_state to stream validation") Tested-by:
Mark Broadworth <mark.broadworth@amd.com> Reviewed-by:
Harry Wentland <harry.wentland@amd.com> Signed-off-by:
Hamza Mahfooz <hamza.mahfooz@amd.com> Signed-off-by:
-
Charlene Liu authored
Temporarily disable dchubbub clock gating, registers: .DISPCLK_R_DCHUBBUB_GATE_DIS .DCFCLK_R_DCHUBBUB_GATE_DIS need to follow up with sequence issue. Tested-by:
Leo Chen <sanchuan.chen@amd.com> Acked-by:
-
Muhammad Ahmed authored
Disable clock gating logic. Tested-by:
-
Taimur Hassan authored
To prevent confusion after symclk has already been disabled. Tested-by:
Meenakshikumar Somasundaram <meenakshikumar.somasundaram@amd.com> Acked-by:
Taimur Hassan <syed.hassan@amd.com> Signed-off-by:
-
André Almeida authored
Instead of storing coredump information inside amdgpu_device struct, move if to a proper separated struct and allocate it dynamically. This will make it easier to further expand the logged information. Signed-off-by:
André Almeida <andrealmeid@igalia.com> Reviewed-by:
Shashank Sharma <shashank.sharma@amd.com> Signed-off-by:
-
Joshua Ashton authored
This was never filled in and thus never truly used. Checking the EDID for content_type support is not required for sending the avi infoframe packet. v2: - rebase to amd-staging-drm-next Reviewed-by:
Melissa Wen <mwen@igalia.com> Reviewed-by:
Joshua Ashton <joshua@froggi.es> Signed-off-by:
-
Joshua Ashton authored
Implements the 'content type' property for HDMI connectors. Verified by checking the avi infoframe on a connected TV. This also simplifies a lot of the code in that area as well, there were a lot of temp variables doing very little and unnecessary logic that was quite confusing. It is not necessary to check for support in the EDID before sending a 'content type' value in the avi infoframe also. v2: - rebase to amd-staging-drm-next - mark CRTC state for reset if content_type differs Reviewed-by: Harry Wentland <harry.wentland@amd.com> (v1) Signed-off-by:
-
Cong Liu authored
This patch fixes a memory leak in the amdgpu_ras_feature_enable() function. The leak occurs when the function sends a command to the firmware to enable or disable a RAS feature for a GFX block. If the command fails, the kfree() function is not called to free the info memory. Fixes: 9f051d6f ("drm/amdgpu: Free ras cmd input buffer properly") Reviewed-by:
Hawking Zhang <Hawking.Zhang@amd.com> Signed-off-by:
Cong Liu <liucong2@kylinos.cn> Signed-off-by:
-
Lijo Lazar authored
Search for vbios version string in STRING_OFFSET-ATOM_ROM_HEADER region first. If those offsets are not populated, use the hardcoded region. Signed-off-by:
Lijo Lazar <lijo.lazar@amd.com> Reviewed-by:
-
Lijo Lazar authored
This reverts commit 7748ce5b. vbios_version sysfs node is used to identify Part Number also. Revert to the same so that it doesn't break scripts/software which parse this. Signed-off-by:
-
Yang Wang authored
v1: implement smu_v13_0_6 mca bank interface. v2: - remove unnecessary lock - move MCMP1_* macros to mp_13_0_6_sh_mask.h file Signed-off-by:
Yang Wang <kevinyang.wang@amd.com> Reviewed-by:
-
Yang Wang authored
update smu header to support mca dump interface. Signed-off-by:
-
David Francis authored
These flags (for GEM and SVM allocations) allocate memory that allows for system-scope atomic semantics. On GFX943 these flags cause caches to be avoided on non-local memory. On all other ASICs they are identical in functionality to the equivalent COHERENT flags. Corresponding Thunk patch is at https://github.com/RadeonOpenCompute/ROCT-Thunk-Interface/pull/88Reviewed-by:
David Yat Sin <David.YatSin@amd.com> Signed-off-by:
David Francis <David.Francis@amd.com> Signed-off-by:
-
Jonathan Kim authored
There are cases where HSA runtime is not enabled through the AMDKFD_IOC_RUNTIME_ENABLE call when adding queues and the MES ADD_QUEUE API should clear the MES process context instead of SET_SHADER_DEBUGGER. Such examples are legacy HSA runtime builds that do not support the current exception handling and running KFD tests. The only time ADD_QUEUE.skip_process_ctx_clear is required is for debugger use cases where a debugged process is always runtime enabled when adding a queue. Tested-by:
Shikai Guo <shikai.guo@amd.com> Signed-off-by:
Jonathan Kim <jonathan.kim@amd.com> Acked-by:
Felix Kuehling <felix.kuehling@amd.com> Reviewed-by:
Eric Huang <jinhuieric.huang@amd.com> Signed-off-by:
-
Yang Wang authored
add amdgpu mca debug sysfs support. Signed-off-by:
-
Alex Deucher authored
Add missing IP discovery info. Reviewed-by:
Christian König <christian.koenig@amd.com> Reviewed-by:
Lang Yu <lang.yu@amd.com> Signed-off-by:
-
Yang Wang authored
add amdgpu smu mca dump feature support. Signed-off-by:
-
Lijo Lazar authored
pp_dpm_*clk nodes also could show the frequencies when a clock is in 'sleep' state. Add documentation related to that. Signed-off-by:
-
Mario Limonciello authored
Seamless boot can technically be supported as far back as DCN1 but to avoid regressions on older hardware, enable it for DCN3 and later. If users report using the module parameter that it works on older ASICs as well, this can be adjusted. Reviewed-by:
Mario Limonciello <mario.limonciello@amd.com> Signed-off-by:
-
Mario Limonciello authored
The module parameter can be used to test more easily enabling seamless boot support on additional ASICs. Reviewed-by:
-
Timmy Tsai authored
During jpeg init, CPU writes to frame buffer which can be cached by HDP, occasionally causing invalid header to be sent to MMSCH. Perform HDP flush after writing to frame buffer before continuing with jpeg init sequence. Reviewed-by:
Timmy Tsai <timmtsai@amd.com> Signed-off-by:
-
Mario Limonciello authored
This will allow base driver to dictate whether seamless should be enabled. No intended functional changes. Reviewed-by:
-
Mario Limonciello authored
`amdgpu_gmc_get_vbios_allocations` has a special case for how to bring up yellow carp when amdgpu discovery is turned off. As this ASIC ships with discovery turned on, it's generally dead code and worse it causes `adev->mman.keep_stolen_vga_memory` to not be initialized for yellow carp. Remove it. Signed-off-by:
-
Lijo Lazar authored
For SMU v13.0.6, keep GFX deep sleep clock reporting style consistent with that of other clocks. Sample format below. S: 78Mhz * 0: 600Mhz 1: 800Mhz Signed-off-by:
Evan Quan <evan.quan@amd.com> Signed-off-by:
-
Lijo Lazar authored
On SMU v13.0.6, effective clocks are reported by FW which won't exactly match with DPM level. Report the current clock based on the values matching closest to the effective clock. Also, when deep sleep is applied to a clock, report it with a special level "S:" as in sample clock levels below S: 19Mhz * 0: 615Mhz 1: 800Mhz 2: 888Mhz 3: 1000Mhz Signed-off-by:
-
Lijo Lazar authored
Use an inline function for version check. Gives more flexibility to handle any format changes. Signed-off-by:
-
- 12 Sep, 2023 3 commits
-
-
Alex Deucher authored
Implement support for remapping the HDP aperture registers for NBIO 7.11. Reviewed-by:
-
Alex Deucher authored
Implement support for setting up the VCN doorbell range for NBIO 7.11. Reviewed-by:
-
Harish Kasiviswanathan authored
Heavy-weight TLB flush is required after unmap on all GPUs for correctness and security. Signed-off-by:
Harish Kasiviswanathan <Harish.Kasiviswanathan@amd.com> Reviewed-by:
-
