smp_spin_table.c 3.37 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
/*
 * Spin Table SMP initialisation
 *
 * Copyright (C) 2013 ARM Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

19
#include <linux/delay.h>
20 21 22
#include <linux/init.h>
#include <linux/of.h>
#include <linux/smp.h>
23
#include <linux/types.h>
24 25

#include <asm/cacheflush.h>
26
#include <asm/cpu_ops.h>
27
#include <asm/cputype.h>
28
#include <asm/io.h>
29 30 31 32
#include <asm/smp_plat.h>

extern void secondary_holding_pen(void);
volatile unsigned long secondary_holding_pen_release = INVALID_HWID;
33 34

static phys_addr_t cpu_release_addr[NR_CPUS];
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

/*
 * Write secondary_holding_pen_release in a way that is guaranteed to be
 * visible to all observers, irrespective of whether they're taking part
 * in coherency or not.  This is necessary for the hotplug code to work
 * reliably.
 */
static void write_pen_release(u64 val)
{
	void *start = (void *)&secondary_holding_pen_release;
	unsigned long size = sizeof(secondary_holding_pen_release);

	secondary_holding_pen_release = val;
	__flush_dcache_area(start, size);
}

51

52
static int smp_spin_table_cpu_init(unsigned int cpu)
53
{
54
	struct device_node *dn;
55
	int ret;
56 57 58 59 60

	dn = of_get_cpu_node(cpu, NULL);
	if (!dn)
		return -ENODEV;

61 62 63
	/*
	 * Determine the address from which the CPU is polling.
	 */
64 65 66
	ret = of_property_read_u64(dn, "cpu-release-addr",
				   &cpu_release_addr[cpu]);
	if (ret)
67 68 69
		pr_err("CPU %d: missing or invalid cpu-release-addr property\n",
		       cpu);

70
	of_node_put(dn);
71

72
	return ret;
73 74
}

75
static int smp_spin_table_cpu_prepare(unsigned int cpu)
76
{
77
	__le64 __iomem *release_addr;
78 79 80 81

	if (!cpu_release_addr[cpu])
		return -ENODEV;

82 83 84 85 86 87 88 89 90 91
	/*
	 * The cpu-release-addr may or may not be inside the linear mapping.
	 * As ioremap_cache will either give us a new mapping or reuse the
	 * existing linear mapping, we can use it to cover both cases. In
	 * either case the memory will be MT_NORMAL.
	 */
	release_addr = ioremap_cache(cpu_release_addr[cpu],
				     sizeof(*release_addr));
	if (!release_addr)
		return -ENOMEM;
92 93 94 95 96 97 98 99

	/*
	 * We write the release address as LE regardless of the native
	 * endianess of the kernel. Therefore, any boot-loaders that
	 * read this address need to convert this address to the
	 * boot-loader's endianess before jumping. This is mandated by
	 * the boot protocol.
	 */
100 101 102
	writeq_relaxed(__pa(secondary_holding_pen), release_addr);
	__flush_dcache_area((__force void *)release_addr,
			    sizeof(*release_addr));
103 104 105 106 107 108

	/*
	 * Send an event to wake up the secondary CPU.
	 */
	sev();

109 110
	iounmap(release_addr);

111 112 113
	return 0;
}

114 115 116 117 118 119 120 121 122 123 124 125
static int smp_spin_table_cpu_boot(unsigned int cpu)
{
	/*
	 * Update the pen release flag.
	 */
	write_pen_release(cpu_logical_map(cpu));

	/*
	 * Send an event, causing the secondaries to read pen_release.
	 */
	sev();

126
	return 0;
127 128
}

129
const struct cpu_operations smp_spin_table_ops = {
130
	.name		= "spin-table",
131 132
	.cpu_init	= smp_spin_table_cpu_init,
	.cpu_prepare	= smp_spin_table_cpu_prepare,
133
	.cpu_boot	= smp_spin_table_cpu_boot,
134
};