As in the Siena/EF10 case, it minimises cacheline ping-pong between
 the TX and completion paths.
Signed-off-by: Edward Cree <ecree@solarflare.com>
Signed-off-by: Jakub Kicinski <kuba@kernel.org>