A Bug in e1000_spi_eeprom_ready where the Chip Select bit wasn't being 
toggled after every status register read (if the eeprom wasn't ready after 
the first status register read). The call to e1000_standby_eeprom manages 
the CS bit correctly