Commit 0fb1f35e authored by Vineet Gupta's avatar Vineet Gupta

ARCv2: mm: TLB Miss optim: Use double world load/stores LDD/STD

Signed-off-by: default avatarVineet Gupta <vgupta@synopsys.com>
parent cfd9d70a
...@@ -122,17 +122,27 @@ ex_saved_reg1: ...@@ -122,17 +122,27 @@ ex_saved_reg1:
#else /* ARCv2 */ #else /* ARCv2 */
.macro TLBMISS_FREEUP_REGS .macro TLBMISS_FREEUP_REGS
#ifdef CONFIG_ARC_HAS_LL64
std r0, [sp, -16]
std r2, [sp, -8]
#else
PUSH r0 PUSH r0
PUSH r1 PUSH r1
PUSH r2 PUSH r2
PUSH r3 PUSH r3
#endif
.endm .endm
.macro TLBMISS_RESTORE_REGS .macro TLBMISS_RESTORE_REGS
#ifdef CONFIG_ARC_HAS_LL64
ldd r0, [sp, -16]
ldd r2, [sp, -8]
#else
POP r3 POP r3
POP r2 POP r2
POP r1 POP r1
POP r0 POP r0
#endif
.endm .endm
#endif #endif
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment