Commit 1526c704 authored by Sakari Ailus's avatar Sakari Ailus Committed by Mauro Carvalho Chehab

media: v4l: fwnode: The clock lane is the first lane in lane_polarities

The clock lane is the first lane in the lane_polarities array. Reflect this
consistently by putting the number of data lanes after the number of clock
lanes.

Fixes: 4ee23621 ("media: v4l2-fwnode: suppress a warning at OF parsing logic")
Signed-off-by: default avatarSakari Ailus <sakari.ailus@linux.intel.com>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab@s-opensource.com>
parent b24f0215
......@@ -48,7 +48,7 @@ static int v4l2_fwnode_endpoint_parse_csi2_bus(struct fwnode_handle *fwnode,
rval = fwnode_property_read_u32_array(fwnode, "data-lanes", NULL, 0);
if (rval > 0) {
u32 array[MAX_DATA_LANES + 1];
u32 array[1 + MAX_DATA_LANES];
bus->num_data_lanes = min_t(int, MAX_DATA_LANES, rval);
......
......@@ -42,7 +42,7 @@ struct v4l2_fwnode_bus_mipi_csi2 {
unsigned char data_lanes[MAX_DATA_LANES];
unsigned char clock_lane;
unsigned short num_data_lanes;
bool lane_polarities[MAX_DATA_LANES + 1];
bool lane_polarities[1 + MAX_DATA_LANES];
};
/**
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment