Commit 3bf94ba3 authored by Nicolas Pitre's avatar Nicolas Pitre Committed by Russell King

[ARM PATCH] 1932/1: fix comment about cache handling syscall

Patch from Nicolas Pitre

Let's make it coherent with what the actual code is doing and has
always done, even in 2.4.  Nobody complained about this so let's
just fix the comment.  The most natural usage pattern for this is
a base address and a size so it's more efficient to have an exclusive
end address anyway.
parent 093199df
...@@ -426,7 +426,7 @@ asmlinkage int arm_syscall(int no, struct pt_regs *regs) ...@@ -426,7 +426,7 @@ asmlinkage int arm_syscall(int no, struct pt_regs *regs)
/* /*
* Flush a region from virtual address 'r0' to virtual address 'r1' * Flush a region from virtual address 'r0' to virtual address 'r1'
* _inclusive_. There is no alignment requirement on either address; * _exclusive_. There is no alignment requirement on either address;
* user space does not need to know the hardware cache layout. * user space does not need to know the hardware cache layout.
* *
* r2 contains flags. It should ALWAYS be passed as ZERO until it * r2 contains flags. It should ALWAYS be passed as ZERO until it
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment