Commit 5d089d42 authored by Thierry Reding's avatar Thierry Reding

ARM: tegra: Add SOR0_OUT clock on Tegra124

This clock is needed for eDP to properly function, so add it to the SOR
device tree node.
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 05a6a629
......@@ -157,10 +157,11 @@ sor@54540000 {
reg = <0x0 0x54540000 0x0 0x00040000>;
interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA124_CLK_SOR0>,
<&tegra_car TEGRA124_CLK_SOR0_OUT>,
<&tegra_car TEGRA124_CLK_PLL_D_OUT0>,
<&tegra_car TEGRA124_CLK_PLL_DP>,
<&tegra_car TEGRA124_CLK_CLK_M>;
clock-names = "sor", "parent", "dp", "safe";
clock-names = "sor", "out", "parent", "dp", "safe";
resets = <&tegra_car 182>;
reset-names = "sor";
status = "disabled";
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment