Commit 62bba54d authored by Baruch Siach's avatar Baruch Siach Committed by Gregory CLEMENT

arm64: dts: marvell: clearfog-gt-8k: fix switch cpu port node

Explicitly set the switch cpu (upstream) port phy-mode and managed
properties. This fixes the Marvell 88E6141 switch serdes configuration
with the recently enabled phylink layer.

Fixes: a6120833 ("arm64: dts: add support for SolidRun Clearfog GT 8K")
Reported-by: default avatarDenis Odintsov <d.odintsov@traviangames.com>
Signed-off-by: default avatarBaruch Siach <baruch@tkos.co.il>
Reviewed-by: default avatarAndrew Lunn <andrew@lunn.ch>
Signed-off-by: default avatarGregory CLEMENT <gregory.clement@bootlin.com>
parent cd592187
......@@ -408,6 +408,8 @@ port@5 {
reg = <5>;
label = "cpu";
ethernet = <&cp1_eth2>;
phy-mode = "2500base-x";
managed = "in-band-status";
};
};
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment