Commit 69843a91 authored by Luwei Kang's avatar Luwei Kang Committed by Paolo Bonzini

perf/x86/intel/pt: Add new bit definitions for PT MSRs

Add bit definitions for Intel PT MSRs to support trace output
directed to the memeory subsystem and holds a count if packet
bytes that have been sent out.

These are required by the upcoming PT support in KVM guests
for MSRs read/write emulation.
Signed-off-by: default avatarLuwei Kang <luwei.kang@intel.com>
Signed-off-by: default avatarPaolo Bonzini <pbonzini@redhat.com>
parent 61be2998
...@@ -127,6 +127,7 @@ ...@@ -127,6 +127,7 @@
#define RTIT_CTL_USR BIT(3) #define RTIT_CTL_USR BIT(3)
#define RTIT_CTL_PWR_EVT_EN BIT(4) #define RTIT_CTL_PWR_EVT_EN BIT(4)
#define RTIT_CTL_FUP_ON_PTW BIT(5) #define RTIT_CTL_FUP_ON_PTW BIT(5)
#define RTIT_CTL_FABRIC_EN BIT(6)
#define RTIT_CTL_CR3EN BIT(7) #define RTIT_CTL_CR3EN BIT(7)
#define RTIT_CTL_TOPA BIT(8) #define RTIT_CTL_TOPA BIT(8)
#define RTIT_CTL_MTC_EN BIT(9) #define RTIT_CTL_MTC_EN BIT(9)
...@@ -155,6 +156,8 @@ ...@@ -155,6 +156,8 @@
#define RTIT_STATUS_BUFFOVF BIT(3) #define RTIT_STATUS_BUFFOVF BIT(3)
#define RTIT_STATUS_ERROR BIT(4) #define RTIT_STATUS_ERROR BIT(4)
#define RTIT_STATUS_STOPPED BIT(5) #define RTIT_STATUS_STOPPED BIT(5)
#define RTIT_STATUS_BYTECNT_OFFSET 32
#define RTIT_STATUS_BYTECNT (0x1ffffull << RTIT_STATUS_BYTECNT_OFFSET)
#define MSR_IA32_RTIT_ADDR0_A 0x00000580 #define MSR_IA32_RTIT_ADDR0_A 0x00000580
#define MSR_IA32_RTIT_ADDR0_B 0x00000581 #define MSR_IA32_RTIT_ADDR0_B 0x00000581
#define MSR_IA32_RTIT_ADDR1_A 0x00000582 #define MSR_IA32_RTIT_ADDR1_A 0x00000582
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment