Skip to content

L
linux
Commit 7222424e authored by Ralf Baechle's avatar Ralf Baechle
Browse files
Options

More .set to keep 32-bit processors happy. 

Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 4c0a2d42
Hide whitespace changes
Inline Side-by-side
Showing with 4 additions and 0 deletions
include/asm-mips/system.h
View file @ 7222424e
...@@ -178,7 +178,9 @@ static inline unsigned long __xchg_u32(volatile int * m, unsigned int val) ...@@ -178,7 +178,9 @@ static inline unsigned long __xchg_u32(volatile int * m, unsigned int val)
__asm__ __volatile__( __asm__ __volatile__(
" .set mips3 \n" " .set mips3 \n"
"1: ll %0, %3 # xchg_u32 \n" "1: ll %0, %3 # xchg_u32 \n"
" .set mips0 \n"
" move %2, %z4 \n" " move %2, %z4 \n"
" .set mips3 \n"
" sc %2, %1 \n" " sc %2, %1 \n"
" beqzl %2, 1b \n" " beqzl %2, 1b \n"
ROT_IN_PIECES ROT_IN_PIECES
...@@ -195,7 +197,9 @@ static inline unsigned long __xchg_u32(volatile int * m, unsigned int val) ...@@ -195,7 +197,9 @@ static inline unsigned long __xchg_u32(volatile int * m, unsigned int val)
__asm__ __volatile__( __asm__ __volatile__(
" .set mips3 \n" " .set mips3 \n"
"1: ll %0, %3 # xchg_u32 \n" "1: ll %0, %3 # xchg_u32 \n"
" .set mips0 \n"
" move %2, %z4 \n" " move %2, %z4 \n"
" .set mips3 \n"
" sc %2, %1 \n" " sc %2, %1 \n"
" beqz %2, 1b \n" " beqz %2, 1b \n"
#ifdef CONFIG_SMP #ifdef CONFIG_SMP
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7