Skip to content

L
linux
Commit 95decf84 authored by Stephen Warren's avatar Stephen Warren
Browse files
Options

ARM: dt: tegra: whitespace cleanup 

Consistently don't place a space after < or before >.
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
Acked-by: default avatarOlof Johansson <olof@lixom.net>
parent 1dfebb42
Hide whitespace changes
Inline Side-by-side
Showing with 135 additions and 136 deletions
arch/arm/boot/dts/tegra-cardhu.dts
View file @ 95decf84
...@@ -7,7 +7,7 @@ / { ...@@ -7,7 +7,7 @@ / {
compatible = "nvidia,cardhu", "nvidia,tegra30"; compatible = "nvidia,cardhu", "nvidia,tegra30";
memory { memory {
reg = < 0x80000000 0x40000000 >; reg = <0x80000000 0x40000000>;
}; };
pinmux@70000000 { pinmux@70000000 {
...@@ -64,7 +64,7 @@ dap2_fs_pa2 { ...@@ -64,7 +64,7 @@ dap2_fs_pa2 {
}; };
serial@70006000 { serial@70006000 {
clock-frequency = < 408000000 >; clock-frequency = <408000000>;
}; };
serial@70006040 { serial@70006040 {
......
arch/arm/boot/dts/tegra-harmony.dts
View file @ 95decf84
...@@ -7,7 +7,7 @@ / { ...@@ -7,7 +7,7 @@ / {
compatible = "nvidia,harmony", "nvidia,tegra20"; compatible = "nvidia,harmony", "nvidia,tegra20";
memory@0 { memory@0 {
reg = < 0x00000000 0x40000000 >; reg = <0x00000000 0x40000000>;
}; };
pinmux@70000000 { pinmux@70000000 {
...@@ -245,14 +245,14 @@ wm8903: wm8903@1a { ...@@ -245,14 +245,14 @@ wm8903: wm8903@1a {
compatible = "wlf,wm8903"; compatible = "wlf,wm8903";
reg = <0x1a>; reg = <0x1a>;
interrupt-parent = <&gpio>; interrupt-parent = <&gpio>;
interrupts = < 187 0x04 >; interrupts = <187 0x04>;
gpio-controller; gpio-controller;
#gpio-cells = <2>; #gpio-cells = <2>;
micdet-cfg = <0>; micdet-cfg = <0>;
micdet-delay = <100>; micdet-delay = <100>;
gpio-cfg = < 0xffffffff 0xffffffff 0 0xffffffff 0xffffffff >; gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
}; };
}; };
...@@ -309,7 +309,7 @@ serial@70006200 { ...@@ -309,7 +309,7 @@ serial@70006200 {
}; };
serial@70006300 { serial@70006300 {
clock-frequency = < 216000000 >; clock-frequency = <216000000>;
}; };
serial@70006400 { serial@70006400 {
......
arch/arm/boot/dts/tegra-seaboard.dts
View file @ 95decf84
...@@ -8,7 +8,7 @@ / { ...@@ -8,7 +8,7 @@ / {
memory { memory {
device_type = "memory"; device_type = "memory";
reg = < 0x00000000 0x40000000 >; reg = <0x00000000 0x40000000>;
}; };
pinmux@70000000 { pinmux@70000000 {
...@@ -265,14 +265,14 @@ wm8903: wm8903@1a { ...@@ -265,14 +265,14 @@ wm8903: wm8903@1a {
compatible = "wlf,wm8903"; compatible = "wlf,wm8903";
reg = <0x1a>; reg = <0x1a>;
interrupt-parent = <&gpio>; interrupt-parent = <&gpio>;
interrupts = < 187 0x04 >; interrupts = <187 0x04>;
gpio-controller; gpio-controller;
#gpio-cells = <2>; #gpio-cells = <2>;
micdet-cfg = <0>; micdet-cfg = <0>;
micdet-delay = <100>; micdet-delay = <100>;
gpio-cfg = < 0xffffffff 0xffffffff 0 0xffffffff 0xffffffff >; gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
}; };
/* ALS and proximity sensor */ /* ALS and proximity sensor */
...@@ -280,7 +280,7 @@ isl29018@44 { ...@@ -280,7 +280,7 @@ isl29018@44 {
compatible = "isil,isl29018"; compatible = "isil,isl29018";
reg = <0x44>; reg = <0x44>;
interrupt-parent = <&gpio>; interrupt-parent = <&gpio>;
interrupts = < 202 0x04 >; /* GPIO PZ2 */ interrupts = <202 0x04>; /* GPIO PZ2 */
}; };
gyrometer@68 { gyrometer@68 {
...@@ -361,7 +361,7 @@ serial@70006200 { ...@@ -361,7 +361,7 @@ serial@70006200 {
}; };
serial@70006300 { serial@70006300 {
clock-frequency = < 216000000 >; clock-frequency = <216000000>;
}; };
serial@70006400 { serial@70006400 {
...@@ -413,10 +413,10 @@ lid { ...@@ -413,10 +413,10 @@ lid {
emc@7000f400 { emc@7000f400 {
emc-table@190000 { emc-table@190000 {
reg = < 190000 >; reg = <190000>;
compatible = "nvidia,tegra20-emc-table"; compatible = "nvidia,tegra20-emc-table";
clock-frequency = < 190000 >; clock-frequency = <190000>;
nvidia,emc-registers = < 0x0000000c 0x00000026 nvidia,emc-registers = <0x0000000c 0x00000026
0x00000009 0x00000003 0x00000004 0x00000004 0x00000009 0x00000003 0x00000004 0x00000004
0x00000002 0x0000000c 0x00000003 0x00000003 0x00000002 0x0000000c 0x00000003 0x00000003
0x00000002 0x00000001 0x00000004 0x00000005 0x00000002 0x00000001 0x00000004 0x00000005
...@@ -427,14 +427,14 @@ emc-table@190000 { ...@@ -427,14 +427,14 @@ emc-table@190000 {
0x00000002 0x00000000 0x00000000 0x00000002 0x00000002 0x00000000 0x00000000 0x00000002
0x00000000 0x00000000 0x00000083 0xa06204ae 0x00000000 0x00000000 0x00000083 0xa06204ae
0x007dc010 0x00000000 0x00000000 0x00000000 0x007dc010 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000 >; 0x00000000 0x00000000 0x00000000 0x00000000>;
}; };
emc-table@380000 { emc-table@380000 {
reg = < 380000 >; reg = <380000>;
compatible = "nvidia,tegra20-emc-table"; compatible = "nvidia,tegra20-emc-table";
clock-frequency = < 380000 >; clock-frequency = <380000>;
nvidia,emc-registers = < 0x00000017 0x0000004b nvidia,emc-registers = <0x00000017 0x0000004b
0x00000012 0x00000006 0x00000004 0x00000005 0x00000012 0x00000006 0x00000004 0x00000005
0x00000003 0x0000000c 0x00000006 0x00000006 0x00000003 0x0000000c 0x00000006 0x00000006
0x00000003 0x00000001 0x00000004 0x00000005 0x00000003 0x00000001 0x00000004 0x00000005
...@@ -445,7 +445,7 @@ emc-table@380000 { ...@@ -445,7 +445,7 @@ emc-table@380000 {
0x00000002 0x00000000 0x00000000 0x00000002 0x00000002 0x00000000 0x00000000 0x00000002
0x00000000 0x00000000 0x00000083 0xe044048b 0x00000000 0x00000000 0x00000083 0xe044048b
0x007d8010 0x00000000 0x00000000 0x00000000 0x007d8010 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000 >; 0x00000000 0x00000000 0x00000000 0x00000000>;
}; };
}; };
......
arch/arm/boot/dts/tegra-trimslice.dts
View file @ 95decf84
...@@ -7,7 +7,7 @@ / { ...@@ -7,7 +7,7 @@ / {
compatible = "compulab,trimslice", "nvidia,tegra20"; compatible = "compulab,trimslice", "nvidia,tegra20";
memory@0 { memory@0 {
reg = < 0x00000000 0x40000000 >; reg = <0x00000000 0x40000000>;
}; };
pinmux@70000000 { pinmux@70000000 {
...@@ -277,7 +277,7 @@ sound { ...@@ -277,7 +277,7 @@ sound {
}; };
serial@70006000 { serial@70006000 {
clock-frequency = < 216000000 >; clock-frequency = <216000000>;
}; };
serial@70006040 { serial@70006040 {
......
arch/arm/boot/dts/tegra-ventana.dts
View file @ 95decf84
...@@ -7,7 +7,7 @@ / { ...@@ -7,7 +7,7 @@ / {
compatible = "nvidia,ventana", "nvidia,tegra20"; compatible = "nvidia,ventana", "nvidia,tegra20";
memory { memory {
reg = < 0x00000000 0x40000000 >; reg = <0x00000000 0x40000000>;
}; };
pinmux@70000000 { pinmux@70000000 {
...@@ -247,14 +247,14 @@ wm8903: wm8903@1a { ...@@ -247,14 +247,14 @@ wm8903: wm8903@1a {
compatible = "wlf,wm8903"; compatible = "wlf,wm8903";
reg = <0x1a>; reg = <0x1a>;
interrupt-parent = <&gpio>; interrupt-parent = <&gpio>;
interrupts = < 187 0x04 >; interrupts = <187 0x04>;
gpio-controller; gpio-controller;
#gpio-cells = <2>; #gpio-cells = <2>;
micdet-cfg = <0>; micdet-cfg = <0>;
micdet-delay = <100>; micdet-delay = <100>;
gpio-cfg = < 0xffffffff 0xffffffff 0 0xffffffff 0xffffffff >; gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
}; };
/* ALS and proximity sensor */ /* ALS and proximity sensor */
...@@ -319,7 +319,7 @@ serial@70006200 { ...@@ -319,7 +319,7 @@ serial@70006200 {
}; };
serial@70006300 { serial@70006300 {
clock-frequency = < 216000000 >; clock-frequency = <216000000>;
}; };
serial@70006400 { serial@70006400 {
......
arch/arm/boot/dts/tegra20.dtsi
View file @ 95decf84
...@@ -13,8 +13,8 @@ intc: interrupt-controller@50041000 { ...@@ -13,8 +13,8 @@ intc: interrupt-controller@50041000 {
compatible = "arm,cortex-a9-gic"; compatible = "arm,cortex-a9-gic";
interrupt-controller; interrupt-controller;
#interrupt-cells = <3>; #interrupt-cells = <3>;
reg = < 0x50041000 0x1000 >, reg = <0x50041000 0x1000>,
< 0x50040100 0x0100 >; <0x50040100 0x0100>;
}; };
pmu { pmu {
...@@ -26,22 +26,22 @@ pmu { ...@@ -26,22 +26,22 @@ pmu {
apbdma: dma@6000a000 { apbdma: dma@6000a000 {
compatible = "nvidia,tegra20-apbdma"; compatible = "nvidia,tegra20-apbdma";
reg = <0x6000a000 0x1200>; reg = <0x6000a000 0x1200>;
interrupts = < 0 104 0x04 interrupts = <0 104 0x04
0 105 0x04 0 105 0x04
0 106 0x04 0 106 0x04
0 107 0x04 0 107 0x04
0 108 0x04 0 108 0x04
0 109 0x04 0 109 0x04
0 110 0x04 0 110 0x04
0 111 0x04 0 111 0x04
0 112 0x04 0 112 0x04
0 113 0x04 0 113 0x04
0 114 0x04 0 114 0x04
0 115 0x04 0 115 0x04
0 116 0x04 0 116 0x04
0 117 0x04 0 117 0x04
0 118 0x04 0 118 0x04
0 119 0x04 >; 0 119 0x04>;
}; };
i2c@7000c000 { i2c@7000c000 {
...@@ -49,7 +49,7 @@ i2c@7000c000 { ...@@ -49,7 +49,7 @@ i2c@7000c000 {
#size-cells = <0>; #size-cells = <0>;
compatible = "nvidia,tegra20-i2c"; compatible = "nvidia,tegra20-i2c";
reg = <0x7000C000 0x100>; reg = <0x7000C000 0x100>;
interrupts = < 0 38 0x04 >; interrupts = <0 38 0x04>;
}; };
i2c@7000c400 { i2c@7000c400 {
...@@ -57,7 +57,7 @@ i2c@7000c400 { ...@@ -57,7 +57,7 @@ i2c@7000c400 {
#size-cells = <0>; #size-cells = <0>;
compatible = "nvidia,tegra20-i2c"; compatible = "nvidia,tegra20-i2c";
reg = <0x7000C400 0x100>; reg = <0x7000C400 0x100>;
interrupts = < 0 84 0x04 >; interrupts = <0 84 0x04>;
}; };
i2c@7000c500 { i2c@7000c500 {
...@@ -65,7 +65,7 @@ i2c@7000c500 { ...@@ -65,7 +65,7 @@ i2c@7000c500 {
#size-cells = <0>; #size-cells = <0>;
compatible = "nvidia,tegra20-i2c"; compatible = "nvidia,tegra20-i2c";
reg = <0x7000C500 0x100>; reg = <0x7000C500 0x100>;
interrupts = < 0 92 0x04 >; interrupts = <0 92 0x04>;
}; };
i2c@7000d000 { i2c@7000d000 {
...@@ -73,21 +73,21 @@ i2c@7000d000 { ...@@ -73,21 +73,21 @@ i2c@7000d000 {
#size-cells = <0>; #size-cells = <0>;
compatible = "nvidia,tegra20-i2c-dvc"; compatible = "nvidia,tegra20-i2c-dvc";
reg = <0x7000D000 0x200>; reg = <0x7000D000 0x200>;
interrupts = < 0 53 0x04 >; interrupts = <0 53 0x04>;
}; };
tegra_i2s1: i2s@70002800 { tegra_i2s1: i2s@70002800 {
compatible = "nvidia,tegra20-i2s"; compatible = "nvidia,tegra20-i2s";
reg = <0x70002800 0x200>; reg = <0x70002800 0x200>;
interrupts = < 0 13 0x04 >; interrupts = <0 13 0x04>;
nvidia,dma-request-selector = < &apbdma 2 >; nvidia,dma-request-selector = <&apbdma 2>;
}; };
tegra_i2s2: i2s@70002a00 { tegra_i2s2: i2s@70002a00 {
compatible = "nvidia,tegra20-i2s"; compatible = "nvidia,tegra20-i2s";
reg = <0x70002a00 0x200>; reg = <0x70002a00 0x200>;
interrupts = < 0 3 0x04 >; interrupts = <0 3 0x04>;
nvidia,dma-request-selector = < &apbdma 1 >; nvidia,dma-request-selector = <&apbdma 1>;
}; };
das@70000c00 { das@70000c00 {
...@@ -97,14 +97,14 @@ das@70000c00 { ...@@ -97,14 +97,14 @@ das@70000c00 {
gpio: gpio@6000d000 { gpio: gpio@6000d000 {
compatible = "nvidia,tegra20-gpio"; compatible = "nvidia,tegra20-gpio";
reg = < 0x6000d000 0x1000 >; reg = <0x6000d000 0x1000>;
interrupts = < 0 32 0x04 interrupts = <0 32 0x04
0 33 0x04 0 33 0x04
0 34 0x04 0 34 0x04
0 35 0x04 0 35 0x04
0 55 0x04 0 55 0x04
0 87 0x04 0 87 0x04
0 89 0x04 >; 0 89 0x04>;
#gpio-cells = <2>; #gpio-cells = <2>;
gpio-controller; gpio-controller;
#interrupt-cells = <2>; #interrupt-cells = <2>;
...@@ -113,45 +113,45 @@ gpio: gpio@6000d000 { ...@@ -113,45 +113,45 @@ gpio: gpio@6000d000 {
pinmux: pinmux@70000000 { pinmux: pinmux@70000000 {
compatible = "nvidia,tegra20-pinmux"; compatible = "nvidia,tegra20-pinmux";
reg = < 0x70000014 0x10 /* Tri-state registers */ reg = <0x70000014 0x10 /* Tri-state registers */
0x70000080 0x20 /* Mux registers */ 0x70000080 0x20 /* Mux registers */
0x700000a0 0x14 /* Pull-up/down registers */ 0x700000a0 0x14 /* Pull-up/down registers */
0x70000868 0xa8 >; /* Pad control registers */ 0x70000868 0xa8>; /* Pad control registers */
}; };
serial@70006000 { serial@70006000 {
compatible = "nvidia,tegra20-uart"; compatible = "nvidia,tegra20-uart";
reg = <0x70006000 0x40>; reg = <0x70006000 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = < 0 36 0x04 >; interrupts = <0 36 0x04>;
}; };
serial@70006040 { serial@70006040 {
compatible = "nvidia,tegra20-uart"; compatible = "nvidia,tegra20-uart";
reg = <0x70006040 0x40>; reg = <0x70006040 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = < 0 37 0x04 >; interrupts = <0 37 0x04>;
}; };
serial@70006200 { serial@70006200 {
compatible = "nvidia,tegra20-uart"; compatible = "nvidia,tegra20-uart";
reg = <0x70006200 0x100>; reg = <0x70006200 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = < 0 46 0x04 >; interrupts = <0 46 0x04>;
}; };
serial@70006300 { serial@70006300 {
compatible = "nvidia,tegra20-uart"; compatible = "nvidia,tegra20-uart";
reg = <0x70006300 0x100>; reg = <0x70006300 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = < 0 90 0x04 >; interrupts = <0 90 0x04>;
}; };
serial@70006400 { serial@70006400 {
compatible = "nvidia,tegra20-uart"; compatible = "nvidia,tegra20-uart";
reg = <0x70006400 0x100>; reg = <0x70006400 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = < 0 91 0x04 >; interrupts = <0 91 0x04>;
}; };
emc@7000f400 { emc@7000f400 {
...@@ -164,31 +164,31 @@ emc@7000f400 { ...@@ -164,31 +164,31 @@ emc@7000f400 {
sdhci@c8000000 { sdhci@c8000000 {
compatible = "nvidia,tegra20-sdhci"; compatible = "nvidia,tegra20-sdhci";
reg = <0xc8000000 0x200>; reg = <0xc8000000 0x200>;
interrupts = < 0 14 0x04 >; interrupts = <0 14 0x04>;
}; };
sdhci@c8000200 { sdhci@c8000200 {
compatible = "nvidia,tegra20-sdhci"; compatible = "nvidia,tegra20-sdhci";
reg = <0xc8000200 0x200>; reg = <0xc8000200 0x200>;
interrupts = < 0 15 0x04 >; interrupts = <0 15 0x04>;
}; };
sdhci@c8000400 { sdhci@c8000400 {
compatible = "nvidia,tegra20-sdhci"; compatible = "nvidia,tegra20-sdhci";
reg = <0xc8000400 0x200>; reg = <0xc8000400 0x200>;
interrupts = < 0 19 0x04 >; interrupts = <0 19 0x04>;
}; };
sdhci@c8000600 { sdhci@c8000600 {
compatible = "nvidia,tegra20-sdhci"; compatible = "nvidia,tegra20-sdhci";
reg = <0xc8000600 0x200>; reg = <0xc8000600 0x200>;
interrupts = < 0 31 0x04 >; interrupts = <0 31 0x04>;
}; };
usb@c5000000 { usb@c5000000 {
compatible = "nvidia,tegra20-ehci", "usb-ehci"; compatible = "nvidia,tegra20-ehci", "usb-ehci";
reg = <0xc5000000 0x4000>; reg = <0xc5000000 0x4000>;
interrupts = < 0 20 0x04 >; interrupts = <0 20 0x04>;
phy_type = "utmi"; phy_type = "utmi";
nvidia,has-legacy-mode; nvidia,has-legacy-mode;
}; };
...@@ -196,14 +196,14 @@ usb@c5000000 { ...@@ -196,14 +196,14 @@ usb@c5000000 {
usb@c5004000 { usb@c5004000 {
compatible = "nvidia,tegra20-ehci", "usb-ehci"; compatible = "nvidia,tegra20-ehci", "usb-ehci";
reg = <0xc5004000 0x4000>; reg = <0xc5004000 0x4000>;
interrupts = < 0 21 0x04 >; interrupts = <0 21 0x04>;
phy_type = "ulpi"; phy_type = "ulpi";
}; };
usb@c5008000 { usb@c5008000 {
compatible = "nvidia,tegra20-ehci", "usb-ehci"; compatible = "nvidia,tegra20-ehci", "usb-ehci";
reg = <0xc5008000 0x4000>; reg = <0xc5008000 0x4000>;
interrupts = < 0 97 0x04 >; interrupts = <0 97 0x04>;
phy_type = "utmi"; phy_type = "utmi";
}; };
...@@ -225,4 +225,3 @@ gart { ...@@ -225,4 +225,3 @@ gart {
0x58000000 0x02000000>; /* GART aperture */ 0x58000000 0x02000000>; /* GART aperture */
}; };
}; };
arch/arm/boot/dts/tegra30.dtsi
View file @ 95decf84
...@@ -13,8 +13,8 @@ intc: interrupt-controller@50041000 { ...@@ -13,8 +13,8 @@ intc: interrupt-controller@50041000 {
compatible = "arm,cortex-a9-gic"; compatible = "arm,cortex-a9-gic";
interrupt-controller; interrupt-controller;
#interrupt-cells = <3>; #interrupt-cells = <3>;
reg = < 0x50041000 0x1000 >, reg = <0x50041000 0x1000>,
< 0x50040100 0x0100 >; <0x50040100 0x0100>;
}; };
pmu { pmu {
...@@ -28,38 +28,38 @@ pmu { ...@@ -28,38 +28,38 @@ pmu {
apbdma: dma@6000a000 { apbdma: dma@6000a000 {
compatible = "nvidia,tegra30-apbdma", "nvidia,tegra20-apbdma"; compatible = "nvidia,tegra30-apbdma", "nvidia,tegra20-apbdma";
reg = <0x6000a000 0x1400>; reg = <0x6000a000 0x1400>;
interrupts = < 0 104 0x04 interrupts = <0 104 0x04
0 105 0x04 0 105 0x04
0 106 0x04 0 106 0x04
0 107 0x04 0 107 0x04
0 108 0x04 0 108 0x04
0 109 0x04 0 109 0x04
0 110 0x04 0 110 0x04
0 111 0x04 0 111 0x04
0 112 0x04 0 112 0x04
0 113 0x04 0 113 0x04
0 114 0x04 0 114 0x04
0 115 0x04 0 115 0x04
0 116 0x04 0 116 0x04
0 117 0x04 0 117 0x04
0 118 0x04 0 118 0x04
0 119 0x04 0 119 0x04
0 128 0x04 0 128 0x04
0 129 0x04 0 129 0x04
0 130 0x04 0 130 0x04
0 131 0x04 0 131 0x04
0 132 0x04 0 132 0x04
0 133 0x04 0 133 0x04
0 134 0x04 0 134 0x04
0 135 0x04 0 135 0x04
0 136 0x04 0 136 0x04
0 137 0x04 0 137 0x04
0 138 0x04 0 138 0x04
0 139 0x04 0 139 0x04
0 140 0x04 0 140 0x04
0 141 0x04 0 141 0x04
0 142 0x04 0 142 0x04
0 143 0x04 >; 0 143 0x04>;
}; };
i2c@7000c000 { i2c@7000c000 {
...@@ -67,7 +67,7 @@ i2c@7000c000 { ...@@ -67,7 +67,7 @@ i2c@7000c000 {
#size-cells = <0>; #size-cells = <0>;
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c"; compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
reg = <0x7000C000 0x100>; reg = <0x7000C000 0x100>;
interrupts = < 0 38 0x04 >; interrupts = <0 38 0x04>;
}; };
i2c@7000c400 { i2c@7000c400 {
...@@ -75,7 +75,7 @@ i2c@7000c400 { ...@@ -75,7 +75,7 @@ i2c@7000c400 {
#size-cells = <0>; #size-cells = <0>;
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c"; compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
reg = <0x7000C400 0x100>; reg = <0x7000C400 0x100>;
interrupts = < 0 84 0x04 >; interrupts = <0 84 0x04>;
}; };
i2c@7000c500 { i2c@7000c500 {
...@@ -83,7 +83,7 @@ i2c@7000c500 { ...@@ -83,7 +83,7 @@ i2c@7000c500 {
#size-cells = <0>; #size-cells = <0>;
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c"; compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
reg = <0x7000C500 0x100>; reg = <0x7000C500 0x100>;
interrupts = < 0 92 0x04 >; interrupts = <0 92 0x04>;
}; };
i2c@7000c700 { i2c@7000c700 {
...@@ -91,7 +91,7 @@ i2c@7000c700 { ...@@ -91,7 +91,7 @@ i2c@7000c700 {
#size-cells = <0>; #size-cells = <0>;
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c"; compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
reg = <0x7000c700 0x100>; reg = <0x7000c700 0x100>;
interrupts = < 0 120 0x04 >; interrupts = <0 120 0x04>;
}; };
i2c@7000d000 { i2c@7000d000 {
...@@ -99,20 +99,20 @@ i2c@7000d000 { ...@@ -99,20 +99,20 @@ i2c@7000d000 {
#size-cells = <0>; #size-cells = <0>;
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c"; compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
reg = <0x7000D000 0x100>; reg = <0x7000D000 0x100>;
interrupts = < 0 53 0x04 >; interrupts = <0 53 0x04>;
}; };
gpio: gpio@6000d000 { gpio: gpio@6000d000 {
compatible = "nvidia,tegra30-gpio", "nvidia,tegra20-gpio"; compatible = "nvidia,tegra30-gpio", "nvidia,tegra20-gpio";
reg = < 0x6000d000 0x1000 >; reg = <0x6000d000 0x1000>;
interrupts = < 0 32 0x04 interrupts = <0 32 0x04
0 33 0x04 0 33 0x04
0 34 0x04 0 34 0x04
0 35 0x04 0 35 0x04
0 55 0x04 0 55 0x04
0 87 0x04 0 87 0x04
0 89 0x04 0 89 0x04
0 125 0x04 >; 0 125 0x04>;
#gpio-cells = <2>; #gpio-cells = <2>;
gpio-controller; gpio-controller;
#interrupt-cells = <2>; #interrupt-cells = <2>;
...@@ -123,71 +123,71 @@ serial@70006000 { ...@@ -123,71 +123,71 @@ serial@70006000 {
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart"; compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
reg = <0x70006000 0x40>; reg = <0x70006000 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = < 0 36 0x04 >; interrupts = <0 36 0x04>;
}; };
serial@70006040 { serial@70006040 {
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart"; compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
reg = <0x70006040 0x40>; reg = <0x70006040 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = < 0 37 0x04 >; interrupts = <0 37 0x04>;
}; };
serial@70006200 { serial@70006200 {
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart"; compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
reg = <0x70006200 0x100>; reg = <0x70006200 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = < 0 46 0x04 >; interrupts = <0 46 0x04>;
}; };
serial@70006300 { serial@70006300 {
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart"; compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
reg = <0x70006300 0x100>; reg = <0x70006300 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = < 0 90 0x04 >; interrupts = <0 90 0x04>;
}; };
serial@70006400 { serial@70006400 {
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart"; compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
reg = <0x70006400 0x100>; reg = <0x70006400 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = < 0 91 0x04 >; interrupts = <0 91 0x04>;
}; };
sdhci@78000000 { sdhci@78000000 {
compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci"; compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
reg = <0x78000000 0x200>; reg = <0x78000000 0x200>;
interrupts = < 0 14 0x04 >; interrupts = <0 14 0x04>;
}; };
sdhci@78000200 { sdhci@78000200 {
compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci"; compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
reg = <0x78000200 0x200>; reg = <0x78000200 0x200>;
interrupts = < 0 15 0x04 >; interrupts = <0 15 0x04>;
}; };
sdhci@78000400 { sdhci@78000400 {
compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci"; compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
reg = <0x78000400 0x200>; reg = <0x78000400 0x200>;
interrupts = < 0 19 0x04 >; interrupts = <0 19 0x04>;
}; };
sdhci@78000600 { sdhci@78000600 {
compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci"; compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
reg = <0x78000600 0x200>; reg = <0x78000600 0x200>;
interrupts = < 0 31 0x04 >; interrupts = <0 31 0x04>;
}; };
pinmux: pinmux@70000000 { pinmux: pinmux@70000000 {
compatible = "nvidia,tegra30-pinmux"; compatible = "nvidia,tegra30-pinmux";
reg = < 0x70000868 0xd0 /* Pad control registers */ reg = <0x70000868 0xd0 /* Pad control registers */
0x70003000 0x3e0 >; /* Mux registers */ 0x70003000 0x3e0>; /* Mux registers */
}; };
ahub { ahub {
compatible = "nvidia,tegra30-ahub"; compatible = "nvidia,tegra30-ahub";
reg = <0x70080000 0x200 0x70080200 0x100>; reg = <0x70080000 0x200 0x70080200 0x100>;
interrupts = < 0 103 0x04 >; interrupts = <0 103 0x04>;
nvidia,dma-request-selector = <&apbdma 1>; nvidia,dma-request-selector = <&apbdma 1>;
ranges; ranges;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7