Commit 9c8238b8 authored by Marek Szyprowski's avatar Marek Szyprowski Committed by Krzysztof Kozlowski

ARM: dts: exynos: Add support ARM architected timers on Exynos5

All CortexA7/A15 based Exynos5 SoCs have ARM architected timers, so enable
support for them directly in the base dtsi. None of the known firmware
properly configures CNTFRQ arch timer register, so force clock frequency
to 24MHz, which is the only configuration supported by the remaining
clock drivers so far.

Stock firmware for Peach Pit and Pi Chromebooks also doesn't reset
properly other arch timer registers, so add respective properties
indicating that. Other Exynos5-based boards behaves correctly in this area,
what finally allows to enable support for KVM-based virtualization.
Signed-off-by: default avatarMarek Szyprowski <m.szyprowski@samsung.com>
Tested-by: default avatarChanwoo Choi <cw00.choi@samsung.com>
Reviewed-by: default avatarChanwoo Choi <cw00.choi@samsung.com>
Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
parent 54ecb8f7
...@@ -1065,6 +1065,10 @@ &serial_3 { ...@@ -1065,6 +1065,10 @@ &serial_3 {
status = "okay"; status = "okay";
}; };
&timer {
arm,cpu-registers-not-fw-configured;
};
&tmu_cpu0 { &tmu_cpu0 {
vtmu-supply = <&ldo10_reg>; vtmu-supply = <&ldo10_reg>;
}; };
......
...@@ -45,6 +45,15 @@ arm_a15_pmu: arm-a15-pmu { ...@@ -45,6 +45,15 @@ arm_a15_pmu: arm-a15-pmu {
status = "disabled"; status = "disabled";
}; };
timer: timer {
compatible = "arm,armv7-timer";
interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
clock-frequency = <24000000>;
};
soc: soc { soc: soc {
sysram@2020000 { sysram@2020000 {
compatible = "mmio-sram"; compatible = "mmio-sram";
......
...@@ -1034,6 +1034,10 @@ &serial_3 { ...@@ -1034,6 +1034,10 @@ &serial_3 {
status = "okay"; status = "okay";
}; };
&timer {
arm,cpu-registers-not-fw-configured;
};
&tmu_cpu0 { &tmu_cpu0 {
vtmu-supply = <&ldo10_reg>; vtmu-supply = <&ldo10_reg>;
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment