Commit c19c631a authored by Dmitry Osipenko's avatar Dmitry Osipenko Committed by Thierry Reding

ARM: tegra: trimslice: Add CPU Operating Performance Points

Utilize common Tegra20 CPU OPP table. CPU voltage scaling is available
now on TrimSlice.
Tested-by: default avatarNicolas Chauvet <kwizart@gmail.com>
Signed-off-by: default avatarDmitry Osipenko <digetx@gmail.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 5ac15050
...@@ -3,6 +3,7 @@ ...@@ -3,6 +3,7 @@
#include <dt-bindings/input/input.h> #include <dt-bindings/input/input.h>
#include "tegra20.dtsi" #include "tegra20.dtsi"
#include "tegra20-cpu-opp.dtsi"
/ { / {
model = "Compulab TrimSlice board"; model = "Compulab TrimSlice board";
...@@ -471,4 +472,14 @@ sound { ...@@ -471,4 +472,14 @@ sound {
<&tegra_car TEGRA20_CLK_CDEV1>; <&tegra_car TEGRA20_CLK_CDEV1>;
clock-names = "pll_a", "pll_a_out0", "mclk"; clock-names = "pll_a", "pll_a_out0", "mclk";
}; };
cpus {
cpu0: cpu@0 {
operating-points-v2 = <&cpu0_opp_table>;
};
cpu@1 {
operating-points-v2 = <&cpu0_opp_table>;
};
};
}; };
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment