Commit ca87a3bf authored by Sergio Paracuellos's avatar Sergio Paracuellos Committed by Greg Kroah-Hartman

staging: mt7621-dts: fix pci phy register addresses

Both pci-phy0 and pci-phy1 are using bad addresses to search
for its registers. Use proper register values.

Fixes: 06184ba5: staging: mt7621-dts: add pci-phy related bindings to board's device tree
Reported-by: default avatarNeilBrown <neil@brown.name>
Signed-off-by: default avatarSergio Paracuellos <sergio.paracuellos@gmail.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent e4b08e16
......@@ -452,9 +452,9 @@ pcie@2,0 {
};
};
pcie0_phy: pcie-phy@1a149000 {
pcie0_phy: pcie-phy@1e149000 {
compatible = "mediatek,mt7621-pci-phy";
reg = <0x1a149000 0x0700>;
reg = <0x1e149000 0x0700>;
#address-cells = <1>;
#size-cells = <0>;
......@@ -469,9 +469,9 @@ pcie1_port: pcie-phy@1 {
};
};
pcie1_phy: pcie-phy@1a14a000 {
pcie1_phy: pcie-phy@1e14a000 {
compatible = "mediatek,mt7621-pci-phy";
reg = <0x1a14a000 0x0700>;
reg = <0x1e14a000 0x0700>;
#address-cells = <1>;
#size-cells = <0>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment