Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
cc61c1fe
Commit
cc61c1fe
authored
Jul 12, 2005
by
Ralf Baechle
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
MIPS R2 instruction hazard handling.
Signed-off-by:
Ralf Baechle
<
ralf@linux-mips.org
>
parent
bbc7f22f
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
17 additions
and
0 deletions
+17
-0
arch/mips/mm/c-r4k.c
arch/mips/mm/c-r4k.c
+1
-0
include/asm-mips/hazards.h
include/asm-mips/hazards.h
+16
-0
No files found.
arch/mips/mm/c-r4k.c
View file @
cc61c1fe
...
...
@@ -529,6 +529,7 @@ static void r4k_flush_icache_range(unsigned long __user start,
args
.
end
=
end
;
on_each_cpu
(
local_r4k_flush_icache_range
,
&
args
,
1
,
1
);
instruction_hazard
();
}
/*
...
...
include/asm-mips/hazards.h
View file @
cc61c1fe
...
...
@@ -228,6 +228,22 @@ __asm__(
#endif
#if defined(CONFIG_CPU_MIPS32_R2) || defined (CONFIG_CPU_MIPS64_R2)
#define instruction_hazard() \
do { \
__label__ __next; \
__asm__ __volatile__( \
" jr.hb %0 \n" \
: \
: "r" (&&__next)); \
__next: \
; \
} while (0)
#else
#define instruction_hazard() do { } while (0)
#endif
#endif
/* __ASSEMBLY__ */
#endif
/* _ASM_HAZARDS_H */
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment