Commit d4e745e3 authored by Yongqiang Sun's avatar Yongqiang Sun Committed by Alex Deucher

drm/amd/display: set correct v_total_min and v_total_max for dce.

Signed-off-by: default avatarYongqiang Sun <yongqiang.sun@amd.com>
Acked-by: default avatarHarry Wentland <Harry.Wentland@amd.com>
Reviewed-by: default avatarTony Cheng <Tony.Cheng@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 974db151
......@@ -393,12 +393,12 @@ void dce110_timing_generator_set_drr(
params->vertical_total_min > 0) {
set_reg_field_value(v_total_max,
params->vertical_total_max - 1,
params->vertical_total_max,
CRTC_V_TOTAL_MAX,
CRTC_V_TOTAL_MAX);
set_reg_field_value(v_total_min,
params->vertical_total_min - 1,
params->vertical_total_min,
CRTC_V_TOTAL_MIN,
CRTC_V_TOTAL_MIN);
......
......@@ -540,10 +540,10 @@ void dce120_timing_generator_set_drr(
CRTC_REG_UPDATE(
CRTC0_CRTC_V_TOTAL_MIN,
CRTC_V_TOTAL_MIN, params->vertical_total_min - 1);
CRTC_V_TOTAL_MIN, params->vertical_total_min);
CRTC_REG_UPDATE(
CRTC0_CRTC_V_TOTAL_MAX,
CRTC_V_TOTAL_MAX, params->vertical_total_max - 1);
CRTC_V_TOTAL_MAX, params->vertical_total_max);
CRTC_REG_SET_N(CRTC0_CRTC_V_TOTAL_CONTROL, 6,
FD(CRTC0_CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MIN_SEL), 1,
FD(CRTC0_CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MAX_SEL), 1,
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment