Commit f1d920a4 authored by Jeff Garzik's avatar Jeff Garzik

Merge pobox.com:/garz/repo/netdev-2.6/pcnet32

into pobox.com:/garz/repo/net-drivers-2.6
parents a918356d a9f76306
...@@ -1429,25 +1429,36 @@ pcnet32_open(struct net_device *dev) ...@@ -1429,25 +1429,36 @@ pcnet32_open(struct net_device *dev)
val |= 0x10; val |= 0x10;
lp->a.write_csr (ioaddr, 124, val); lp->a.write_csr (ioaddr, 124, val);
/* 24 Jun 2004 according AMD, in order to change the PHY, /* Allied Telesyn AT 2700/2701 FX looses the link, so skip that */
* DANAS (or DISPM for 79C976) must be set; then select the speed, if (lp->pci_dev->subsystem_vendor == PCI_VENDOR_ID_AT &&
* duplex, and/or enable auto negotiation, and clear DANAS */ (lp->pci_dev->subsystem_device == PCI_SUBDEVICE_ID_AT_2700FX ||
if (lp->mii && !(lp->options & PCNET32_PORT_ASEL)) { lp->pci_dev->subsystem_device == PCI_SUBDEVICE_ID_AT_2701FX)) {
lp->a.write_bcr(ioaddr, 32, lp->a.read_bcr(ioaddr, 32) | 0x0080); printk(KERN_DEBUG "%s: Skipping PHY selection.\n", dev->name);
/* disable Auto Negotiation, set 10Mpbs, HD */
val = lp->a.read_bcr(ioaddr, 32) & ~0xb8;
if (lp->options & PCNET32_PORT_FD)
val |= 0x10;
if (lp->options & PCNET32_PORT_100)
val |= 0x08;
lp->a.write_bcr (ioaddr, 32, val);
} else { } else {
if (lp->options & PCNET32_PORT_ASEL) { /*
lp->a.write_bcr(ioaddr, 32, lp->a.read_bcr(ioaddr, 32) | 0x0080); * 24 Jun 2004 according AMD, in order to change the PHY,
/* enable auto negotiate, setup, disable fd */ * DANAS (or DISPM for 79C976) must be set; then select the speed,
val = lp->a.read_bcr(ioaddr, 32) & ~0x98; * duplex, and/or enable auto negotiation, and clear DANAS
val |= 0x20; */
lp->a.write_bcr(ioaddr, 32, val); if (lp->mii && !(lp->options & PCNET32_PORT_ASEL)) {
lp->a.write_bcr(ioaddr, 32,
lp->a.read_bcr(ioaddr, 32) | 0x0080);
/* disable Auto Negotiation, set 10Mpbs, HD */
val = lp->a.read_bcr(ioaddr, 32) & ~0xb8;
if (lp->options & PCNET32_PORT_FD)
val |= 0x10;
if (lp->options & PCNET32_PORT_100)
val |= 0x08;
lp->a.write_bcr (ioaddr, 32, val);
} else {
if (lp->options & PCNET32_PORT_ASEL) {
lp->a.write_bcr(ioaddr, 32,
lp->a.read_bcr(ioaddr, 32) | 0x0080);
/* enable auto negotiate, setup, disable fd */
val = lp->a.read_bcr(ioaddr, 32) & ~0x98;
val |= 0x20;
lp->a.write_bcr(ioaddr, 32, val);
}
} }
} }
......
...@@ -1656,6 +1656,11 @@ ...@@ -1656,6 +1656,11 @@
#define PCI_DEVICE_ID_OPTIBASE_VPLEXCC 0x2120 #define PCI_DEVICE_ID_OPTIBASE_VPLEXCC 0x2120
#define PCI_DEVICE_ID_OPTIBASE_VQUEST 0x2130 #define PCI_DEVICE_ID_OPTIBASE_VQUEST 0x2130
/* Allied Telesyn */
#define PCI_VENDOR_ID_AT 0x1259
#define PCI_SUBDEVICE_ID_AT_2700FX 0x2701
#define PCI_SUBDEVICE_ID_AT_2701FX 0x2703
#define PCI_VENDOR_ID_ESS 0x125d #define PCI_VENDOR_ID_ESS 0x125d
#define PCI_DEVICE_ID_ESS_ESS1968 0x1968 #define PCI_DEVICE_ID_ESS_ESS1968 0x1968
#define PCI_DEVICE_ID_ESS_AUDIOPCI 0x1969 #define PCI_DEVICE_ID_ESS_AUDIOPCI 0x1969
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment