Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
f2c194a0
Commit
f2c194a0
authored
Feb 27, 2010
by
Ralf Baechle
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
MIPS: GT641xx: Convert IRQ controller lock to raw spinlock.
Signed-off-by:
Ralf Baechle
<
ralf@linux-mips.org
>
parent
4a41abe5
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
9 additions
and
9 deletions
+9
-9
arch/mips/kernel/irq-gt641xx.c
arch/mips/kernel/irq-gt641xx.c
+9
-9
No files found.
arch/mips/kernel/irq-gt641xx.c
View file @
f2c194a0
...
...
@@ -27,18 +27,18 @@
#define GT641XX_IRQ_TO_BIT(irq) (1U << (irq - GT641XX_IRQ_BASE))
static
DEFINE_SPINLOCK
(
gt641xx_irq_lock
);
static
DEFINE_
RAW_
SPINLOCK
(
gt641xx_irq_lock
);
static
void
ack_gt641xx_irq
(
unsigned
int
irq
)
{
unsigned
long
flags
;
u32
cause
;
spin_lock_irqsave
(
&
gt641xx_irq_lock
,
flags
);
raw_
spin_lock_irqsave
(
&
gt641xx_irq_lock
,
flags
);
cause
=
GT_READ
(
GT_INTRCAUSE_OFS
);
cause
&=
~
GT641XX_IRQ_TO_BIT
(
irq
);
GT_WRITE
(
GT_INTRCAUSE_OFS
,
cause
);
spin_unlock_irqrestore
(
&
gt641xx_irq_lock
,
flags
);
raw_
spin_unlock_irqrestore
(
&
gt641xx_irq_lock
,
flags
);
}
static
void
mask_gt641xx_irq
(
unsigned
int
irq
)
...
...
@@ -46,11 +46,11 @@ static void mask_gt641xx_irq(unsigned int irq)
unsigned
long
flags
;
u32
mask
;
spin_lock_irqsave
(
&
gt641xx_irq_lock
,
flags
);
raw_
spin_lock_irqsave
(
&
gt641xx_irq_lock
,
flags
);
mask
=
GT_READ
(
GT_INTRMASK_OFS
);
mask
&=
~
GT641XX_IRQ_TO_BIT
(
irq
);
GT_WRITE
(
GT_INTRMASK_OFS
,
mask
);
spin_unlock_irqrestore
(
&
gt641xx_irq_lock
,
flags
);
raw_
spin_unlock_irqrestore
(
&
gt641xx_irq_lock
,
flags
);
}
static
void
mask_ack_gt641xx_irq
(
unsigned
int
irq
)
...
...
@@ -58,7 +58,7 @@ static void mask_ack_gt641xx_irq(unsigned int irq)
unsigned
long
flags
;
u32
cause
,
mask
;
spin_lock_irqsave
(
&
gt641xx_irq_lock
,
flags
);
raw_
spin_lock_irqsave
(
&
gt641xx_irq_lock
,
flags
);
mask
=
GT_READ
(
GT_INTRMASK_OFS
);
mask
&=
~
GT641XX_IRQ_TO_BIT
(
irq
);
GT_WRITE
(
GT_INTRMASK_OFS
,
mask
);
...
...
@@ -66,7 +66,7 @@ static void mask_ack_gt641xx_irq(unsigned int irq)
cause
=
GT_READ
(
GT_INTRCAUSE_OFS
);
cause
&=
~
GT641XX_IRQ_TO_BIT
(
irq
);
GT_WRITE
(
GT_INTRCAUSE_OFS
,
cause
);
spin_unlock_irqrestore
(
&
gt641xx_irq_lock
,
flags
);
raw_
spin_unlock_irqrestore
(
&
gt641xx_irq_lock
,
flags
);
}
static
void
unmask_gt641xx_irq
(
unsigned
int
irq
)
...
...
@@ -74,11 +74,11 @@ static void unmask_gt641xx_irq(unsigned int irq)
unsigned
long
flags
;
u32
mask
;
spin_lock_irqsave
(
&
gt641xx_irq_lock
,
flags
);
raw_
spin_lock_irqsave
(
&
gt641xx_irq_lock
,
flags
);
mask
=
GT_READ
(
GT_INTRMASK_OFS
);
mask
|=
GT641XX_IRQ_TO_BIT
(
irq
);
GT_WRITE
(
GT_INTRMASK_OFS
,
mask
);
spin_unlock_irqrestore
(
&
gt641xx_irq_lock
,
flags
);
raw_
spin_unlock_irqrestore
(
&
gt641xx_irq_lock
,
flags
);
}
static
struct
irq_chip
gt641xx_irq_chip
=
{
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment