Skip to content

L
linux
Commit ff28ea63 authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files
Options

Merge tag 'renesas-dt2-for-v4.2' of... 

Merge tag 'renesas-dt2-for-v4.2' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/dt

Merge "Second Round of Renesas ARM Based SoC DT Updates for v4.2" from Simon Horman:

* Describe DMA for the serial ports of R-Car Gen2 SoCs
* Add MMCIF max-frequency to R-Car Gen2 SoCs
* Use "nor-jedec" instead of "jedec,spi-nor"

* tag 'renesas-dt2-for-v4.2' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas:
  ARM: shmobile: r8a7790 dtsi: Describe DMA for the serial ports
  ARM: shmobile: r8a7791 dtsi: Describe DMA for the serial ports
  ARM: shmobile: r8a7794 dtsi: Describe DMA for the serial ports
  ARM: shmobile: r8a7791: add MMCIF max-frequency
  ARM: shmobile: r8a7790: add MMCIF max-frequency
  ARM: shmobile: bockw dts: Replace "nor-jedec" by "jedec,spi-nor"
  ARM: shmobile: henninger dts: Replace "nor-jedec" by "jedec,spi-nor"
  ARM: shmobile: bockw-reference dts: Replace "nor-jedec" by "jedec,spi-nor"
  ARM: shmobile: koelsch dts: Replace "nor-jedec" by "jedec,spi-nor"
  ARM: shmobile: lager dts: Replace "nor-jedec" by "jedec,spi-nor"
parents 047d378a acea43fc
Hide whitespace changes
Inline Side-by-side
Showing with 100 additions and 5 deletions
arch/arm/boot/dts/r8a7778-bockw-reference.dts
View file @ ff28ea63
...@@ -119,7 +119,7 @@ &hspi0 { ...@@ -119,7 +119,7 @@ &hspi0 {
flash: flash@0 { flash: flash@0 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "spansion,s25fl008k", "nor-jedec"; compatible = "spansion,s25fl008k", "jedec,spi-nor";
reg = <0>; reg = <0>;
spi-max-frequency = <104000000>; spi-max-frequency = <104000000>;
m25p,fast-read; m25p,fast-read;
......
arch/arm/boot/dts/r8a7778-bockw.dts
View file @ ff28ea63
...@@ -186,7 +186,7 @@ &hspi0 { ...@@ -186,7 +186,7 @@ &hspi0 {
flash: flash@0 { flash: flash@0 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "spansion,s25fl008k", "nor-jedec"; compatible = "spansion,s25fl008k", "jedec,spi-nor";
reg = <0>; reg = <0>;
spi-max-frequency = <104000000>; spi-max-frequency = <104000000>;
m25p,fast-read; m25p,fast-read;
......
arch/arm/boot/dts/r8a7790-lager.dts
View file @ ff28ea63
...@@ -429,7 +429,7 @@ &qspi { ...@@ -429,7 +429,7 @@ &qspi {
flash: flash@0 { flash: flash@0 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "spansion,s25fl512s", "nor-jedec"; compatible = "spansion,s25fl512s", "jedec,spi-nor";
reg = <0>; reg = <0>;
spi-max-frequency = <30000000>; spi-max-frequency = <30000000>;
spi-tx-bus-width = <4>; spi-tx-bus-width = <4>;
......
arch/arm/boot/dts/r8a7790.dtsi
View file @ ff28ea63
...@@ -490,6 +490,7 @@ mmcif0: mmc@ee200000 { ...@@ -490,6 +490,7 @@ mmcif0: mmc@ee200000 {
dma-names = "tx", "rx"; dma-names = "tx", "rx";
reg-io-width = <4>; reg-io-width = <4>;
status = "disabled"; status = "disabled";
max-frequency = <97500000>;
}; };
mmcif1: mmc@ee220000 { mmcif1: mmc@ee220000 {
...@@ -501,6 +502,7 @@ mmcif1: mmc@ee220000 { ...@@ -501,6 +502,7 @@ mmcif1: mmc@ee220000 {
dma-names = "tx", "rx"; dma-names = "tx", "rx";
reg-io-width = <4>; reg-io-width = <4>;
status = "disabled"; status = "disabled";
max-frequency = <97500000>;
}; };
pfc: pfc@e6060000 { pfc: pfc@e6060000 {
...@@ -554,6 +556,8 @@ scifa0: serial@e6c40000 { ...@@ -554,6 +556,8 @@ scifa0: serial@e6c40000 {
interrupts = <0 144 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 144 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7790_CLK_SCIFA0>; clocks = <&mstp2_clks R8A7790_CLK_SCIFA0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x21>, <&dmac0 0x22>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -563,6 +567,8 @@ scifa1: serial@e6c50000 { ...@@ -563,6 +567,8 @@ scifa1: serial@e6c50000 {
interrupts = <0 145 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 145 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7790_CLK_SCIFA1>; clocks = <&mstp2_clks R8A7790_CLK_SCIFA1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x25>, <&dmac0 0x26>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -572,6 +578,8 @@ scifa2: serial@e6c60000 { ...@@ -572,6 +578,8 @@ scifa2: serial@e6c60000 {
interrupts = <0 151 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 151 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7790_CLK_SCIFA2>; clocks = <&mstp2_clks R8A7790_CLK_SCIFA2>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x27>, <&dmac0 0x28>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -581,6 +589,8 @@ scifb0: serial@e6c20000 { ...@@ -581,6 +589,8 @@ scifb0: serial@e6c20000 {
interrupts = <0 148 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 148 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7790_CLK_SCIFB0>; clocks = <&mstp2_clks R8A7790_CLK_SCIFB0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x3d>, <&dmac0 0x3e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -590,6 +600,8 @@ scifb1: serial@e6c30000 { ...@@ -590,6 +600,8 @@ scifb1: serial@e6c30000 {
interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7790_CLK_SCIFB1>; clocks = <&mstp2_clks R8A7790_CLK_SCIFB1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x19>, <&dmac0 0x1a>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -599,6 +611,8 @@ scifb2: serial@e6ce0000 { ...@@ -599,6 +611,8 @@ scifb2: serial@e6ce0000 {
interrupts = <0 150 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 150 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7790_CLK_SCIFB2>; clocks = <&mstp2_clks R8A7790_CLK_SCIFB2>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x1d>, <&dmac0 0x1e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -608,6 +622,8 @@ scif0: serial@e6e60000 { ...@@ -608,6 +622,8 @@ scif0: serial@e6e60000 {
interrupts = <0 152 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 152 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7790_CLK_SCIF0>; clocks = <&mstp7_clks R8A7790_CLK_SCIF0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x29>, <&dmac0 0x2a>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -617,6 +633,8 @@ scif1: serial@e6e68000 { ...@@ -617,6 +633,8 @@ scif1: serial@e6e68000 {
interrupts = <0 153 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 153 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7790_CLK_SCIF1>; clocks = <&mstp7_clks R8A7790_CLK_SCIF1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x2d>, <&dmac0 0x2e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -626,6 +644,8 @@ hscif0: serial@e62c0000 { ...@@ -626,6 +644,8 @@ hscif0: serial@e62c0000 {
interrupts = <0 154 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 154 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7790_CLK_HSCIF0>; clocks = <&mstp7_clks R8A7790_CLK_HSCIF0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x39>, <&dmac0 0x3a>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -635,6 +655,8 @@ hscif1: serial@e62c8000 { ...@@ -635,6 +655,8 @@ hscif1: serial@e62c8000 {
interrupts = <0 155 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 155 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7790_CLK_HSCIF1>; clocks = <&mstp7_clks R8A7790_CLK_HSCIF1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x4d>, <&dmac0 0x4e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
......
arch/arm/boot/dts/r8a7791-henninger.dts
View file @ ff28ea63
...@@ -226,7 +226,7 @@ &qspi { ...@@ -226,7 +226,7 @@ &qspi {
flash@0 { flash@0 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "spansion,s25fl512s", "nor-jedec"; compatible = "spansion,s25fl512s", "jedec,spi-nor";
reg = <0>; reg = <0>;
spi-max-frequency = <30000000>; spi-max-frequency = <30000000>;
spi-tx-bus-width = <4>; spi-tx-bus-width = <4>;
......
arch/arm/boot/dts/r8a7791-koelsch.dts
View file @ ff28ea63
...@@ -474,7 +474,7 @@ &qspi { ...@@ -474,7 +474,7 @@ &qspi {
flash: flash@0 { flash: flash@0 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "spansion,s25fl512s", "nor-jedec"; compatible = "spansion,s25fl512s", "jedec,spi-nor";
reg = <0>; reg = <0>;
spi-max-frequency = <30000000>; spi-max-frequency = <30000000>;
spi-tx-bus-width = <4>; spi-tx-bus-width = <4>;
......
arch/arm/boot/dts/r8a7791.dtsi
View file @ ff28ea63
...@@ -494,6 +494,7 @@ mmcif0: mmc@ee200000 { ...@@ -494,6 +494,7 @@ mmcif0: mmc@ee200000 {
dma-names = "tx", "rx"; dma-names = "tx", "rx";
reg-io-width = <4>; reg-io-width = <4>;
status = "disabled"; status = "disabled";
max-frequency = <97500000>;
}; };
sdhi0: sd@ee100000 { sdhi0: sd@ee100000 {
...@@ -532,6 +533,8 @@ scifa0: serial@e6c40000 { ...@@ -532,6 +533,8 @@ scifa0: serial@e6c40000 {
interrupts = <0 144 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 144 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7791_CLK_SCIFA0>; clocks = <&mstp2_clks R8A7791_CLK_SCIFA0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x21>, <&dmac0 0x22>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -541,6 +544,8 @@ scifa1: serial@e6c50000 { ...@@ -541,6 +544,8 @@ scifa1: serial@e6c50000 {
interrupts = <0 145 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 145 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7791_CLK_SCIFA1>; clocks = <&mstp2_clks R8A7791_CLK_SCIFA1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x25>, <&dmac0 0x26>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -550,6 +555,8 @@ scifa2: serial@e6c60000 { ...@@ -550,6 +555,8 @@ scifa2: serial@e6c60000 {
interrupts = <0 151 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 151 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7791_CLK_SCIFA2>; clocks = <&mstp2_clks R8A7791_CLK_SCIFA2>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x27>, <&dmac0 0x28>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -559,6 +566,8 @@ scifa3: serial@e6c70000 { ...@@ -559,6 +566,8 @@ scifa3: serial@e6c70000 {
interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp11_clks R8A7791_CLK_SCIFA3>; clocks = <&mstp11_clks R8A7791_CLK_SCIFA3>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x1b>, <&dmac0 0x1c>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -568,6 +577,8 @@ scifa4: serial@e6c78000 { ...@@ -568,6 +577,8 @@ scifa4: serial@e6c78000 {
interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp11_clks R8A7791_CLK_SCIFA4>; clocks = <&mstp11_clks R8A7791_CLK_SCIFA4>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x1f>, <&dmac0 0x20>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -577,6 +588,8 @@ scifa5: serial@e6c80000 { ...@@ -577,6 +588,8 @@ scifa5: serial@e6c80000 {
interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp11_clks R8A7791_CLK_SCIFA5>; clocks = <&mstp11_clks R8A7791_CLK_SCIFA5>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x23>, <&dmac0 0x24>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -586,6 +599,8 @@ scifb0: serial@e6c20000 { ...@@ -586,6 +599,8 @@ scifb0: serial@e6c20000 {
interrupts = <0 148 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 148 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7791_CLK_SCIFB0>; clocks = <&mstp2_clks R8A7791_CLK_SCIFB0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x3d>, <&dmac0 0x3e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -595,6 +610,8 @@ scifb1: serial@e6c30000 { ...@@ -595,6 +610,8 @@ scifb1: serial@e6c30000 {
interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7791_CLK_SCIFB1>; clocks = <&mstp2_clks R8A7791_CLK_SCIFB1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x19>, <&dmac0 0x1a>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -604,6 +621,8 @@ scifb2: serial@e6ce0000 { ...@@ -604,6 +621,8 @@ scifb2: serial@e6ce0000 {
interrupts = <0 150 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 150 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7791_CLK_SCIFB2>; clocks = <&mstp2_clks R8A7791_CLK_SCIFB2>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x1d>, <&dmac0 0x1e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -613,6 +632,8 @@ scif0: serial@e6e60000 { ...@@ -613,6 +632,8 @@ scif0: serial@e6e60000 {
interrupts = <0 152 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 152 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7791_CLK_SCIF0>; clocks = <&mstp7_clks R8A7791_CLK_SCIF0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x29>, <&dmac0 0x2a>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -622,6 +643,8 @@ scif1: serial@e6e68000 { ...@@ -622,6 +643,8 @@ scif1: serial@e6e68000 {
interrupts = <0 153 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 153 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7791_CLK_SCIF1>; clocks = <&mstp7_clks R8A7791_CLK_SCIF1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x2d>, <&dmac0 0x2e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -631,6 +654,8 @@ scif2: serial@e6e58000 { ...@@ -631,6 +654,8 @@ scif2: serial@e6e58000 {
interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7791_CLK_SCIF2>; clocks = <&mstp7_clks R8A7791_CLK_SCIF2>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x2b>, <&dmac0 0x2c>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -640,6 +665,8 @@ scif3: serial@e6ea8000 { ...@@ -640,6 +665,8 @@ scif3: serial@e6ea8000 {
interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7791_CLK_SCIF3>; clocks = <&mstp7_clks R8A7791_CLK_SCIF3>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x2f>, <&dmac0 0x30>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -649,6 +676,8 @@ scif4: serial@e6ee0000 { ...@@ -649,6 +676,8 @@ scif4: serial@e6ee0000 {
interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7791_CLK_SCIF4>; clocks = <&mstp7_clks R8A7791_CLK_SCIF4>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0xfb>, <&dmac0 0xfc>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -658,6 +687,8 @@ scif5: serial@e6ee8000 { ...@@ -658,6 +687,8 @@ scif5: serial@e6ee8000 {
interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7791_CLK_SCIF5>; clocks = <&mstp7_clks R8A7791_CLK_SCIF5>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0xfd>, <&dmac0 0xfe>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -667,6 +698,8 @@ hscif0: serial@e62c0000 { ...@@ -667,6 +698,8 @@ hscif0: serial@e62c0000 {
interrupts = <0 154 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 154 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7791_CLK_HSCIF0>; clocks = <&mstp7_clks R8A7791_CLK_HSCIF0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x39>, <&dmac0 0x3a>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -676,6 +709,8 @@ hscif1: serial@e62c8000 { ...@@ -676,6 +709,8 @@ hscif1: serial@e62c8000 {
interrupts = <0 155 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 155 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7791_CLK_HSCIF1>; clocks = <&mstp7_clks R8A7791_CLK_HSCIF1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x4d>, <&dmac0 0x4e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -685,6 +720,8 @@ hscif2: serial@e62d0000 { ...@@ -685,6 +720,8 @@ hscif2: serial@e62d0000 {
interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7791_CLK_HSCIF2>; clocks = <&mstp7_clks R8A7791_CLK_HSCIF2>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x3b>, <&dmac0 0x3c>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
......
arch/arm/boot/dts/r8a7794.dtsi
View file @ ff28ea63
...@@ -174,6 +174,8 @@ scifa0: serial@e6c40000 { ...@@ -174,6 +174,8 @@ scifa0: serial@e6c40000 {
interrupts = <0 144 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 144 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFA0>; clocks = <&mstp2_clks R8A7794_CLK_SCIFA0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x21>, <&dmac0 0x22>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -183,6 +185,8 @@ scifa1: serial@e6c50000 { ...@@ -183,6 +185,8 @@ scifa1: serial@e6c50000 {
interrupts = <0 145 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 145 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFA1>; clocks = <&mstp2_clks R8A7794_CLK_SCIFA1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x25>, <&dmac0 0x26>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -192,6 +196,8 @@ scifa2: serial@e6c60000 { ...@@ -192,6 +196,8 @@ scifa2: serial@e6c60000 {
interrupts = <0 151 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 151 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFA2>; clocks = <&mstp2_clks R8A7794_CLK_SCIFA2>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x27>, <&dmac0 0x28>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -201,6 +207,8 @@ scifa3: serial@e6c70000 { ...@@ -201,6 +207,8 @@ scifa3: serial@e6c70000 {
interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp11_clks R8A7794_CLK_SCIFA3>; clocks = <&mstp11_clks R8A7794_CLK_SCIFA3>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x1b>, <&dmac0 0x1c>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -210,6 +218,8 @@ scifa4: serial@e6c78000 { ...@@ -210,6 +218,8 @@ scifa4: serial@e6c78000 {
interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp11_clks R8A7794_CLK_SCIFA4>; clocks = <&mstp11_clks R8A7794_CLK_SCIFA4>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x1f>, <&dmac0 0x20>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -219,6 +229,8 @@ scifa5: serial@e6c80000 { ...@@ -219,6 +229,8 @@ scifa5: serial@e6c80000 {
interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp11_clks R8A7794_CLK_SCIFA5>; clocks = <&mstp11_clks R8A7794_CLK_SCIFA5>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x23>, <&dmac0 0x24>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -228,6 +240,8 @@ scifb0: serial@e6c20000 { ...@@ -228,6 +240,8 @@ scifb0: serial@e6c20000 {
interrupts = <0 148 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 148 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFB0>; clocks = <&mstp2_clks R8A7794_CLK_SCIFB0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x3d>, <&dmac0 0x3e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -237,6 +251,8 @@ scifb1: serial@e6c30000 { ...@@ -237,6 +251,8 @@ scifb1: serial@e6c30000 {
interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFB1>; clocks = <&mstp2_clks R8A7794_CLK_SCIFB1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x19>, <&dmac0 0x1a>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -246,6 +262,8 @@ scifb2: serial@e6ce0000 { ...@@ -246,6 +262,8 @@ scifb2: serial@e6ce0000 {
interrupts = <0 150 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 150 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFB2>; clocks = <&mstp2_clks R8A7794_CLK_SCIFB2>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x1d>, <&dmac0 0x1e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -255,6 +273,8 @@ scif0: serial@e6e60000 { ...@@ -255,6 +273,8 @@ scif0: serial@e6e60000 {
interrupts = <0 152 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 152 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF0>; clocks = <&mstp7_clks R8A7794_CLK_SCIF0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x29>, <&dmac0 0x2a>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -264,6 +284,8 @@ scif1: serial@e6e68000 { ...@@ -264,6 +284,8 @@ scif1: serial@e6e68000 {
interrupts = <0 153 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 153 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF1>; clocks = <&mstp7_clks R8A7794_CLK_SCIF1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x2d>, <&dmac0 0x2e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -273,6 +295,8 @@ scif2: serial@e6e58000 { ...@@ -273,6 +295,8 @@ scif2: serial@e6e58000 {
interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF2>; clocks = <&mstp7_clks R8A7794_CLK_SCIF2>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x2b>, <&dmac0 0x2c>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -282,6 +306,8 @@ scif3: serial@e6ea8000 { ...@@ -282,6 +306,8 @@ scif3: serial@e6ea8000 {
interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF3>; clocks = <&mstp7_clks R8A7794_CLK_SCIF3>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x2f>, <&dmac0 0x30>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -291,6 +317,8 @@ scif4: serial@e6ee0000 { ...@@ -291,6 +317,8 @@ scif4: serial@e6ee0000 {
interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF4>; clocks = <&mstp7_clks R8A7794_CLK_SCIF4>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0xfb>, <&dmac0 0xfc>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -300,6 +328,8 @@ scif5: serial@e6ee8000 { ...@@ -300,6 +328,8 @@ scif5: serial@e6ee8000 {
interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF5>; clocks = <&mstp7_clks R8A7794_CLK_SCIF5>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0xfd>, <&dmac0 0xfe>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -309,6 +339,8 @@ hscif0: serial@e62c0000 { ...@@ -309,6 +339,8 @@ hscif0: serial@e62c0000 {
interrupts = <0 154 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 154 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_HSCIF0>; clocks = <&mstp7_clks R8A7794_CLK_HSCIF0>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x39>, <&dmac0 0x3a>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -318,6 +350,8 @@ hscif1: serial@e62c8000 { ...@@ -318,6 +350,8 @@ hscif1: serial@e62c8000 {
interrupts = <0 155 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 155 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_HSCIF1>; clocks = <&mstp7_clks R8A7794_CLK_HSCIF1>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x4d>, <&dmac0 0x4e>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
...@@ -327,6 +361,8 @@ hscif2: serial@e62d0000 { ...@@ -327,6 +361,8 @@ hscif2: serial@e62d0000 {
interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_HSCIF2>; clocks = <&mstp7_clks R8A7794_CLK_HSCIF2>;
clock-names = "sci_ick"; clock-names = "sci_ick";
dmas = <&dmac0 0x3b>, <&dmac0 0x3c>;
dma-names = "tx", "rx";
status = "disabled"; status = "disabled";
}; };
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7