An error occurred fetching the project authors.
  1. 25 Sep, 2004 1 commit
    • Russell King's avatar
      [ARM] Fix circular include dependency in asm/system.h · 064715b2
      Russell King authored
      The recent addition of linux/bitops.h inside linux/kernel.h has
      created a circular dependency:
      
      asm/system.h -> linux/kernel.h -> linux/bitops.h -> asm/bitops.h
       -> asm/system.h
      
      which results in an unbuildable kernel.  We appear not to need
      linux/kernel.h in asm/system.h, but do need linux/linkage.h, so
      make this the case.
      064715b2
  2. 07 Sep, 2004 1 commit
  3. 24 May, 2004 1 commit
    • Russell King's avatar
      [ARM] Enable IRQs over context switches · 8b2cd421
      Russell King authored
      Disabling IRQs over context switches causes unreasonable IRQ latency
      on VIVT cached machines, so provide our own prepare_arch_switch(),
      finish_arch_switch() and task_running() implementations.  We provide
      an optimised UP version so we don't end up needlessly incrementing
      and decrementing the preempt count.
      8b2cd421
  4. 28 Apr, 2004 2 commits
  5. 23 Apr, 2004 1 commit
    • Nicolas Pitre's avatar
      [ARM PATCH] 1824/1: guard against gcc not respecting local variable register assignment · 74708ced
      Nicolas Pitre authored
      Patch from Nicolas Pitre
      
      The recent discovery of a problem with gcc not always respecting register
      assignment for local variables to be used with inline assembly is worrisome.
      If unnoticed, such problems can cover bugs that might prove hard to find
      especially when the code is right but silently ignored.  This patch adds a
      test where needed to have the assembler confirm our register selection and
      fail the kernel build if the wrong registers are allocated.
      74708ced
  6. 15 Mar, 2004 1 commit
  7. 26 Feb, 2004 1 commit
  8. 16 Sep, 2003 1 commit
  9. 03 Sep, 2003 1 commit
    • Russell King's avatar
      [ARM] Remove more reminants of 26-bit ARM support. · ac7ebfb2
      Russell King authored
      This removes include/asm-arm/proc-armv entirely, merging the
      contents into the relevant include files in include/asm-arm.
      We also update various files in arch/arm which reference
      definitions in the now non-existent directory.
      ac7ebfb2
  10. 14 Aug, 2003 1 commit
  11. 26 Mar, 2003 1 commit
  12. 06 Mar, 2003 2 commits
  13. 30 Oct, 2002 1 commit
  14. 18 Oct, 2002 2 commits
    • Dipankar Sarma's avatar
      [PATCH] RCU helper patchset 1/2 · 0ec69870
      Dipankar Sarma authored
      This first RCU helper patch adds a read_barrier_depends() primitive
      to all archs which is NOP for archs that doesn't require an rmb()
      for data dependent reads when writes are ordered using a wmb().
      In reality, only alpha requires an rmb(), the rest are NOPs.
      It is likely to be necessary in most situations that would use RCU.
      Please apply.
      
       Description :
      
      Sometime ago, during a discussion on lock-free lookups, it was
      agreed that an additional memory barrier interface,
      read_barrier_depends() that is lighter than an rmb(),
      is necessary to make sure that data-dependent reads are not
      re-ordered over this barrier. For many processors, data-dependency
      enforces order, so this interface is a NOP, but for those that don't
      (like alpha), it can be a rmb().
      
      For example, the following code would force ordering (the initial
      value of "a" is zero, "b" is one, and "p" is "&a"):
      
          CPU 0                           CPU 1
      
          b = 2;
          memory_barrier();
          p = &b;                         q = p;
                                          read_barrier_depends();
                                          d = *q;
      
      because the read of "*q" depends on the read of "p" and these
      two reads should be separated by a read_barrier_depends().  However,
      the following code, with the same initial values for "a" and "b":
      
          CPU 0                           CPU 1
      
          a = 2;
          memory_barrier();
          b = 3;                          y = b;
                                          read_barrier_depends();
                                          x = a;
      
      does not enforce ordering, since there is no data dependency between
      the read of "a" and the read of "b".  Therefore, on some CPUs, such
      as Alpha, "y" could be set to 3 and "x" to 0.  rmb()
      needs to be used here, not read_barrier_depends().
      
      The original discussion can be found at -
      http://marc.theaimsgroup.com/?t=100259422200002&r=1&w=2
      
      Explanation of the need for read_barrier_depends()
      can be found at http://lse.sf.net/locking/wmbdd.html
      0ec69870
    • Russell King's avatar
      [PATCH] set_task_state() UP memory barriers · 891c9d56
      Russell King authored
      This fixes the UP set_task_state and set_current_state in 2.5.43 to
      ensure that we don't re-order loads around the store for setting
      task->state.
      
      This patch is from Nicolas Pitre, nico@cam.org
      
      (As a side note - 2.4.10 also contains the same problem, but 2.2
      contain the memory barrier.)
      891c9d56
  15. 29 Sep, 2002 1 commit
  16. 27 Jul, 2002 2 commits
  17. 22 Jul, 2002 1 commit
  18. 09 Jul, 2002 1 commit
  19. 05 Jun, 2002 1 commit
    • Russell King's avatar
      [ARM] Generic hook for page faults · 75fb1f97
      Russell King authored
      Provide a method where various other parts of the kernel (eg,
      alignment fault handler, PCI subsystems, etc) can hook into the
      page fault processing to handle alignment and PCI faults
      respectively.
      75fb1f97
  20. 13 Mar, 2002 1 commit
  21. 25 Feb, 2002 1 commit
  22. 20 Feb, 2002 1 commit
  23. 05 Feb, 2002 1 commit