An error occurred fetching the project authors.
- 30 Jan, 2017 2 commits
-
-
Olof Johansson authored
Merge tag 'davinci-for-v4.11/dt' of git://git.kernel.org/pub/scm/linux/kernel/git/nsekhar/linux-davinci into next/dt Device tree updates for DaVinci DA850 * GPIO keys on DA850 LCDK * LCDC display on DA850 LCDK * USB OHCI on DA850 LCDK * VPIF (video input) on DA850 LCDK * Add a DA8xx specific compatible for UARTs * Introduce support for Lego Mindstorms EV3 * tag 'davinci-for-v4.11/dt' of git://git.kernel.org/pub/scm/linux/kernel/git/nsekhar/linux-davinci: ARM: dts: Add LEGO MINDSTORMS EV3 dts dt-bindings: add "microchip,24c128" compatible string dt-bindings: Add LEGO MINDSTORMS EV3 compatible specification dt-bindings: Add vendor prefix for LEGO ARM: dts: da850: Add ti,da830-uart compatible for serial ports ARM: dts: davinci: da850-lcdk: enable VPIF ARM: dts: davinci: da850-evm: enable VPIF ARM: dts: davinci: da850: VPIF: add node and muxing ARM: dts: da850-lcdk: Enable ohci for omapl138 lcdk ARM: dts: da850: Add usb device node ARM: dts: da850: specify the maximum pixel clock rate for tilcdc ARM: dts: da850-lcdk: add the vga-bridge node ARM: dts: da850: rename the display node label ARM: dts: da850-lcdk: add gpio-keys Signed-off-by:
Olof Johansson <olof@lixom.net>
-
Olof Johansson authored
Merge tag 'qcom-dts-for-4.11' of git://git.kernel.org/pub/scm/linux/kernel/git/agross/linux into next/dt Qualcomm Device Tree Changes for v4.11 * Add Coresight components for APQ8064 * Fixup PM8058 nodes * Add APQ8060 gyro and accel support * Enable SD600 HDMI support * Add RIVA supprort for Sony Yuga and SD600 * Add PM8821 support * Add MSM8974 ADSP, USB gadget, SMD, and SMP2P support * Fix IPQ8064 clock frequencies * tag 'qcom-dts-for-4.11' of git://git.kernel.org/pub/scm/linux/kernel/git/agross/linux: ARM: dts: qcom: Add apq8064 CoreSight components ARM: dts: Add gyro and accel to APQ8060 Dragonboard ARM: dts: reference PM8058 as IRQ parent ARM: dts: rename MSM8660/APQ8060 pmicintc to pm8058 ARM: dts: sd-600eval: enable 1.8v regulator on LS expansion ARM: dts: sd-600eval: add hdmi support ARM: dts: move hdmi pinctrl out of board file. ARM: dts: qcom: sd600eval: Enable riva-pil ARM: dts: qcom: sd600-eval: pm8921_s2 regulator properties ARM: dts: qcom: apq8064-sony-yuga: Enable riva-pil ARM: dts: qcom: apq8064: Add riva-pil node ARM: dts: apq8064: add support to pm8821 arm: dts: qcom: Fix ipq board clock rates ARM: dts: msm8974: Remove "unused" reserved region ARM: dts: msm8974: Add ADSP PIL node ARM: dts: msm8974: Add ADSP smp2p and smd nodes ARM: dts: qcom: msm8974: Add USB gadget nodes Signed-off-by:
Olof Johansson <olof@lixom.net>
-
- 29 Jan, 2017 3 commits
-
-
Olof Johansson authored
Merge tag 'uniphier-dt-v4.11' of git://git.kernel.org/pub/scm/linux/kernel/git/masahiroy/linux-uniphier into next/dt UniPhier ARM SoC DT updates for v4.11 - Add eMMC, SD pin-mux nodes * tag 'uniphier-dt-v4.11' of git://git.kernel.org/pub/scm/linux/kernel/git/masahiroy/linux-uniphier: ARM: dts: uniphier: add SD pin-mux node ARM: dts: uniphier: add eMMC pin-mux node Signed-off-by:
Olof Johansson <olof@lixom.net>
-
Olof Johansson authored
Merge tag 'keystone_dts_for_4.11' of git://git.kernel.org/pub/scm/linux/kernel/git/ssantosh/linux-keystone into next/dt ARM: Keystone DTS update for 4.11 Brief: - MSM RAM node support for the Keystone 2 SOCs. - PSC node & reset controller node support for keystone 2 SOCs. - da830 UART node support. * tag 'keystone_dts_for_4.11' of git://git.kernel.org/pub/scm/linux/kernel/git/ssantosh/linux-keystone: ARM: dts: keystone-k2e: Add PSC reset controller node ARM: dts: keystone-k2l: Add PSC reset controller node ARM: dts: keystone-k2hk: Add PSC reset controller node ARM: dts: keystone: Add PSC node ARM: keystone: dts: fix netcp clocks and add names ARM: dts: keystone-k2g: Reserve MSM RAM for boot monitor ARM: dts: keystone-k2e: Reserve MSM RAM for boot monitor ARM: dts: keystone-k2l: Reserve MSM RAM for boot monitor ARM: dts: keystone-k2hk: Reserve MSM RAM for boot monitor ARM: dts: keystone-k2g: Add MSM RAM node ARM: dts: keystone-k2e: Add MSM RAM node ARM: dts: keystone-k2l: Add MSM RAM node ARM: dts: keystone-k2hk: Add MSM RAM node ARM: dts: keystone: Add "ti,da830-uart" compatible string Signed-off-by:
Olof Johansson <olof@lixom.net>
-
Olof Johansson authored
Merge tag 'v4.11-rockchip-dts32-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into next/dt Bit of cleanup for the cortex-a9 uarts to have that soc-specific spare-compatible as all others have, conversion to gpio constants and addition of rk3288 qos nodes that need to be saved before a power-domain gets turned off. * tag 'v4.11-rockchip-dts32-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip: ARM: dts: rockchip: add soc-specific uart compatibles for rk3066/rk3188 ARM: dts: rockchip: use pin constants to describe gpios ARM: dts: rockchip: add qos node for rk3288 Signed-off-by:
Olof Johansson <olof@lixom.net>
-
- 22 Jan, 2017 2 commits
-
-
Masahiro Yamada authored
The Pro4 SoC has 2 slots of SD controllers, so 2 pin-mux nodes (SD and SD1) are needed. The other SoCs have only 1 SD slot. Signed-off-by:
Masahiro Yamada <yamada.masahiro@socionext.com>
-
Masahiro Yamada authored
All UniPhier SoCs support an eMMC controller. Signed-off-by:
Masahiro Yamada <yamada.masahiro@socionext.com>
-
- 20 Jan, 2017 8 commits
-
-
David Lechner authored
This adds a device tree definition file for LEGO MINDSTORMS EV3. What is working: * Pin muxing * Pinconf * GPIOs * MicroSD card reader * UART on input port 1 * Buttons * LEDs * Poweroff/reset * Flash memory * EEPROM * USB host port * USB peripheral port What is not working/to be added later: * Speaker - have patch submitted to get pwm-beeper working - maybe someday it will have a real sound driver that uses PRU * A/DC chip - have driver submitted and accepted - waiting for ack on device tree bindings * Display - waiting for "simple DRM" to be mainlined * Bluetooth - needs new driver for sequencing power/enable/clock * Input and output ports - need some sort of new phy or extcon driver as well as PRU UART and PRU I2C drivers * Battery indication - needs new power supply driver Note on flash partitions: These partitions are based on the official EV3 firmware from LEGO. It is expected that most users of the mainline kernel on EV3 will be booting from an SD card while retaining the official firmware in the flash memory. Furthermore, the official firmware uses an ancient U-Boot (2009) that has no device tree support. So, it makes sense to have this partition table in the EV3 device tree file. In the unlikely case that anyone does create their own firmware image with different partitioning, they can use a modern U-Boot in their own firmware image that modifies the device tree with the custom partitions. Signed-off-by:
David Lechner <david@lechnology.com> Signed-off-by:
Sekhar Nori <nsekhar@ti.com>
-
David Lechner authored
This adds "microchip,24c128" to the list of compatible strings for i2c eeproms. Acked-by:
Rob Herring <robh@kernel.org> Signed-off-by:
David Lechner <david@lechnology.com> Signed-off-by:
Sekhar Nori <nsekhar@ti.com>
-
David Lechner authored
This adds the board level device tree specification for LEGO MINDSTORMS EV3 Acked-by:
Rob Herring <robh@kernel.org> Signed-off-by:
David Lechner <david@lechnology.com> Signed-off-by:
Sekhar Nori <nsekhar@ti.com>
-
David Lechner authored
Add a vendor prefix for LEGO Systems A/S Acked-by:
Rob Herring <robh@kernel.org> Signed-off-by:
David Lechner <david@lechnology.com> Signed-off-by:
Sekhar Nori <nsekhar@ti.com>
-
http://github.com/Broadcom/stblinuxOlof Johansson authored
This pull request contains Broadcom ARM-based SoC Device Tree changes for 4.11, please pull the following changes: - Rafal enables the UART by default on all BCM5301x, BCM4708, BCM4709 since every device found out there has it enabled by default. He also fixes the LED definitions for the Luxul XWR-3100 device, enables USB controllers and their respective PHY devices, specifies the correct GPIO to power on USB HUBs, adds the additional RAM bank for somes devices, and finally sets the correct 5Ghz frequency limits on the Netgear R8000 - Jon does a number of Norsthar Plus SoC cleanups, fixes NAND partitions unit addresses, adds QSPI support to a bunch of boards, adds Ethernet switch ports to the BCM958625K reference board, enables 3rd Ethernet MAC instance to relevant DTSes, enables Ethernet on the XMC board, and finally adds SD/MMC support to the XMC board - Boris adds the Video Encoder nodes to the Raspberry Pi DTS include files ands enables it on the relevant boards - Dan adds support for two new Luxul devices: XAP-1410 and XWR-1200, both BCM47081 based SoCs * tag 'arm-soc/for-4.11/devicetree' of http://github.com/Broadcom/stblinux: ARM: dts: bcm283x: Enable the VEC IP on all RaspberryPi boards ARM: dts: bcm283x: Add VEC node in bcm283x.dtsi ARM: dts: BCM5301X: Add DT for Luxul XWR-1200 ARM: dts: BCM5301X: Add DT for Luxul XAP-1410 ARM: dts: BCM5301X: Set 5 GHz wireless frequency limits on Netgear R8000 ARM: dts: NSP: Add SD/MMC support ARM: dts: NSP: Add Ethernet to NSP XMC ARM: dts: NSP: Add and enable amac2 ARM: dts: NSP: Add BCM958625K switch ports ARM: dts: NSP: Add QSPI support to missing boards ARM: dts: NSP: Correct NAND partition unit address ARM: dts: NSP: DT Clean-ups ARM: dts: BCM53573: Specify USB ports of on-SoC controllers ARM: dts: BCM5301X: Specify all RAM by including an extra block ARM: dts: BCM5301X: Set GPIO enabling USB power on Netgear R7000 ARM: dts: BCM5301X: Specify USB controllers in DT ARM: dts: BCM5301X: Fix LAN LED labels for Luxul XWR-3100 ARM: dts: BCM5301X: Enable UART by default for BCM4708(1), BCM4709(4) & BCM53012 Signed-off-by:
Olof Johansson <olof@lixom.net>
-
Marc Gonzalez authored
Tango4 provides 2 USB 2.0 controllers. Signed-off-by:
Marc Gonzalez <marc_gonzalez@sigmadesigns.com> Signed-off-by:
Olof Johansson <olof@lixom.net>
-
Marc Gonzalez authored
Tango4 provides 2 SD/SDIO/eMMC controllers. Signed-off-by:
Marc Gonzalez <marc_gonzalez@sigmadesigns.com> Signed-off-by:
Olof Johansson <olof@lixom.net>
-
Marc Gonzalez authored
http://elinux.org/Device_Tree_Usage#aliases_NodeSigned-off-by:
Marc Gonzalez <marc_gonzalez@sigmadesigns.com> Signed-off-by:
Olof Johansson <olof@lixom.net>
-
- 19 Jan, 2017 25 commits
-
-
Suman Anna authored
The Power Sleep Controller (PSC) module contains specific memory-mapped registers that can be used to perform reset management using specific bits for the DSPs available on the SoC. The PSC is defined using a syscon node, and the reset functionality is defined using a child syscon reset controller node. Add this syscon reset controller node as well as the reset control data for the resets it supports for the 66AK2E SoCs. Signed-off-by:
Andrew F. Davis <afd@ti.com> Signed-off-by:
Suman Anna <s-anna@ti.com> Signed-off-by:
Santosh Shilimkar <ssantosh@kernel.org>
-
Suman Anna authored
The Power Sleep Controller (PSC) module contains specific memory-mapped registers that can be used to perform reset management using specific bits for the DSPs available on the SoC. The PSC is defined using a syscon node, and the reset functionality is defined using a child syscon reset controller node. Add this syscon reset controller node as well as the reset control data for the resets it supports for the 66AK2L SoCs. Signed-off-by:
Andrew F. Davis <afd@ti.com> Signed-off-by:
Suman Anna <s-anna@ti.com> Signed-off-by:
Santosh Shilimkar <ssantosh@kernel.org>
-
Suman Anna authored
The Power Sleep Controller (PSC) module contains specific memory-mapped registers that can be used to perform reset management using specific bits for the DSPs available on the SoC. The PSC is defined using a syscon node, and the reset functionality is defined using a child syscon reset controller node. Add this syscon reset controller node as well as the reset control data for the resets it supports for the 66AK2H SoCs. Signed-off-by:
Andrew F. Davis <afd@ti.com> Signed-off-by:
Suman Anna <s-anna@ti.com> Signed-off-by:
Santosh Shilimkar <ssantosh@kernel.org>
-
Suman Anna authored
The Power Sleep Controller (PSC) module is responsible for the power and clock management for each of the peripherals present on the SoC. Represent this as a syscon node so that multiple users can leverage it for various functionalities. Signed-off-by:
Suman Anna <s-anna@ti.com> [afd@ti.com: add simple-mfd compatible] Signed-off-by:
Andrew F. Davis <afd@ti.com> Signed-off-by:
Dave Gerlach <d-gerlach@ti.com> Signed-off-by:
Santosh Shilimkar <ssantosh@kernel.org>
-
Murali Karicheri authored
Fix the pa clock to point to the clkpa which has clock rate of 1/3 of PA PLL clock and add clock names. Signed-off-by:
Murali Karicheri <m-karicheri2@ti.com> Signed-off-by:
Grygorii Strashko <grygorii.strashko@ti.com> Signed-off-by:
Santosh Shilimkar <ssantosh@kernel.org>
-
Heiko Stuebner authored
The serial IPs in Rockchip socs are based on Designware uarts and thus bind against the snps,dw-apb-uart compatible. On all newer socs we also carry around per-soc compatibles that allow us to have more specific drivers in the future - if needed. The cortex-a9 socs rk3066 and rk3188 that were added first don't have those yet, so add them for completenes sake. Signed-off-by:
Heiko Stuebner <heiko@sntech.de>
-
Florian Fainelli authored
This pull request brings in the DT changes for VEC (TV-out) on Raspberry Pi. Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Boris Brezillon authored
Enable the VEC IP on all RaspberryPi boards. Signed-off-by:
Boris Brezillon <boris.brezillon@free-electrons.com> Signed-off-by:
Eric Anholt <eric@anholt.net>
-
Boris Brezillon authored
Add the VEC (Video EnCoder) node definition in bcm283x.dtsi. Signed-off-by:
Boris Brezillon <boris.brezillon@free-electrons.com> Signed-off-by:
Eric Anholt <eric@anholt.net>
-
Dan Haab authored
Luxul XWR-1200 in a dual-band router based on BCM47081. It uses serial flash (for bootloader and NVRAM) and NAND flash (for firmware). Signed-off-by:
Dan Haab <dhaab@luxul.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Dan Haab authored
Luxul XAP-1410 in a dual-band access point device based on BCM47081 with serial flash. It has 3 LEDs and just one (reset) button. Signed-off-by:
Dan Haab <dhaab@luxul.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Rafał Miłecki authored
Netgear R8000 is a tri-band home router. It has three BCM43602 chipsets two of them for 5 GHz band. Both seem the same and their firmwares report the same set of channels. The problem is due to hardware / board design there are extra limitations that should be respected. First PHY should be used for U-NII-2 and U-NII-3. Third PHY should be used for U-NII-1. Using them in a different way may result in wireless not working or in noticeably reduced performance. Basic version of this info was provided by Broadcom employee, then it has been verified by me using original vendor firmware (which has limitations hardcoded in UI). This patch uses recently introduced ieee80211-freq-limit property to describe these limitations at DT level. Referencing PCIe devices in DT required specifying all related bridges. Below you can see (a bit complex) PCI tree from R8000 that explains all entries that I needed to put in DT. 0000:00:00.0 14e4:8012 Bridge Device └─ 0000:01:00.0 14e4:aa52 Network Controller 0001:00:00.0 14e4:8012 Bridge Device └─ 0001:01:00.0 10b5:8603 Bridge Device ├─ 0001:02:01.0 10b5:8603 Bridge Device │ └─ 0001:03:00.0 14e4:aa52 Network Controller ├─ 0001:02:02.0 10b5:8603 Bridge Device │ └─ 0001:04:00.0 14e4:aa52 Network Controller ├─ 0001:02:03.0 000d:0000 0x000000 ├─ 0001:02:04.0 000d:0000 0x000000 ├─ 0001:02:05.0 000d:0000 0x000000 ├─ 0001:02:06.0 000d:0000 0x000000 ├─ (...) ├─ 0001:02:1d.0 000d:0000 0x000000 ├─ 0001:02:1e.0 000d:0000 0x000000 └─ 0001:02:1f.0 000d:0000 0x000000 Signed-off-by:
Rafał Miłecki <rafal@milecki.pl> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Jon Mason authored
Add SD/MMC support to the Broadcom NSP SVK and XMC. Signed-off-by:
Jon Mason <jon.mason@broadcom.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Jon Mason authored
Enable the ethernet in the NSP XMC (bcm958525xmc) device tree Signed-off-by:
Jon Mason <jon.mason@broadcom.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Jon Mason authored
Add and enable the third AMAC ethernet interface in the device trees for the platforms where it is present. Also, enable amac1 on some of the platforms where that was missing. Signed-off-by:
Jon Mason <jon.mason@broadcom.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Jon Mason authored
Add the layout of the switch ports found on the BCM958625K reference board. The CPU port is hooked up to the AMAC0 Ethernet controller adapter. Signed-off-by:
Jon Mason <jon.mason@broadcom.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Jon Mason authored
QSPI device tree entries are present in bcm958625k, but missing from bcm958522er, bcm958525er, bcm958525xmc, bcm958622hr, bcm958623hr, bcm958625hr, and bcm988312hr. Duplicate the entry in bcm958625k for all of those that are missing it (as they are identical). Signed-off-by:
Jon Mason <jon.mason@broadcom.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Jon Mason authored
The NAND partition unit address does not match the other NSP device tree files. This change makes them uniform. Signed-off-by:
Jon Mason <jon.mason@broadcom.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Jon Mason authored
The QSPI entry was added out of the sequental order that the rest of the DTSI file is in. Move it to make it fit in properly. Also, some other entries have been added in a non-alphabetical order in the DTS files, making them different from the other NSP DTS files. Move the relevant peices to make it match. Finally, remove errant new lines. Signed-off-by:
Jon Mason <jon.mason@broadcom.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Rafał Miłecki authored
Broadcom OHCI and EHCI controllers always have 2 ports each on the root hub. Describe them in DT to allow specifying extra info or referencing port nodes. Signed-off-by:
Rafał Miłecki <rafal@milecki.pl> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Rafał Miłecki authored
The first 128 MiB of RAM can be accessed using an alias at address 0x0. In theory we could access whole RAM using 0x80000000 - 0xbfffffff range (up to 1 GiB) but it doesn't seem to work on Northstar. For some reason (hardware setup left by the bootloader maybe?) 0x80000000 - 0x87ffffff range can't be used. I reproduced this problem on: 1) Buffalo WZR-600DHP2 (BCM47081) 2) Netgear R6250 (BCM4708) 3) D-Link DIR-885L (BCM47094) So it seems we're forced to access first 128 MiB using alias at 0x0 and the rest using real base address + 128 MiB offset which is 0x88000000. Signed-off-by:
Rafał Miłecki <rafal@milecki.pl> Acked-by:
Jon Mason <jon.mason@broadcom.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Rafał Miłecki authored
There is one GPIO controlling power for both USB ports. Signed-off-by:
Rafał Miłecki <rafal@milecki.pl> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Rafał Miłecki authored
There are 3 separated controllers, one per USB /standard/. With PHY drivers in place they can be simply supported with generic drivers. Signed-off-by:
Rafał Miłecki <rafal@milecki.pl> Reviewed-by:
Ray Jui <ray.jui@broadcom.com> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Rafał Miłecki authored
They were named incorrectly most likely due to copy & paste mistake. Signed-off-by:
Rafał Miłecki <rafal@milecki.pl> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-
Rafał Miłecki authored
Every device tested so far got UART0 (at 0x18000300) working as serial console. It's most likely part of reference design and all vendors use it that way. It seems to be easier to enable it by default and just disable it if we ever see a device with different hardware design. Signed-off-by:
Rafał Miłecki <rafal@milecki.pl> Acked-by:
Jon Mason <jon.mason@broadcom.com> Acked-by:
Hauke Mehrtens <hauke@hauke-m.de> Signed-off-by:
Florian Fainelli <f.fainelli@gmail.com>
-