- 08 Aug, 2016 40 commits
-
-
Tom St Denis authored
Partially undo changes made by commit: drm/amd/amdgpu: don't track state in UVD clockgating To keep bypass even if CG flags are not set. Signed-off-by:
Tom St Denis <tom.stdenis@amd.com> Reviewed-by:
Alex Deucher <alexander.deucher@amd.com> Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
It's handled by DPM/PP properly. Signed-off-by:
-
Tom St Denis authored
CG was being enabled in reverse sense from dpm/powerplay. Also fix the default CLK_EN signal to enable all of the blocks. Signed-off-by:
-
Tom St Denis authored
Reviewed-by:
Christian König <christian.koenig@amd.com> Signed-off-by:
-
Leo Liu authored
This will make clock and power gated when no block decoded, for example when paused during the playback. Signed-off-by:
Leo Liu <leo.liu@amd.com> Reviewed-by:
-
Marek Olšák authored
It's useful for debugging. Signed-off-by:
Marek Olšák <marek.olsak@amd.com> Reviewed-by:
-
Ken Wang authored
Signed-off-by:
Ken Wang <Qingqing.Wang@amd.com> Reviewed-by:
-
Ken Wang authored
Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
Rex Zhu <Rex.Zhu@amd.com> Reviewed-by:
-
Rex Zhu authored
Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
-
Flora Cui authored
V2: fix the return value for fill failure and validate bo before filling data Reviewed-by:
Flora Cui <Flora.Cui@amd.com> Reviewed-by:
Chunming Zhou <David1.Zhou@amd.com> Reviewed-by:
-
Flora Cui authored
so that bo could be set to some pattern Signed-off-by:
-
Alex Deucher authored
This got leftover somehow when I cleaned this up. Reviewed-by:
-
Eric Huang authored
Reviewed-by:
Edward O'Callaghan <funfunctor@folklore1984.net> Reviewed-by:
Eric Huang <JinHuiEric.Huang@amd.com> Signed-off-by:
-
Alex Deucher authored
It's already covered by the default case, but add it for consistency. Reviewed-by:
Alexandre Demers <alexandre.f.demers@gmail.com> Reviewed-by:
-
Alex Deucher authored
Looks like this got missed when we ported the code from radeon. Reviewed-by:
-
Rex Zhu authored
Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Enable the PG_EN bit just before the SMU would be tasked with the PG transition. Signed-off-by:
-
Tom St Denis authored
There's no need to track CG state anymore. Signed-off-by:
-
Tom St Denis authored
This is handled properly by both DPM and PP externally. Signed-off-by:
-
Tom St Denis authored
Adds support for PM locks around access to registers that might have race conditions on PG transistions. Signed-off-by:
-
Tom St Denis authored
This adds a mutex lock for both DPM/PP around the changes in power gating state so that userspace can poll registers without a race condition on power state. Signed-off-by:
-
Alex Deucher authored
Now that the implementation is complete. Acked-by:
Huang Rui <ray.huang@amd.com> Signed-off-by:
-
Huang Rui authored
This patch adds DPM running checking back, because the DPM issue is fixed. Signed-off-by:
-
Huang Rui authored
Signed-off-by:
-
Huang Rui authored
Signed-off-by:
-
