- 08 Apr, 2013 2 commits
-
-
Sylwester Nawrocki authored
This patch adds clock indexes for ACLK_DIV0, ACLK_DIV1, ACLK_400_MCUISP, ACLK_MCUISP_DIV0, ACLK_MCUISP_DIV1, DIVACLK_400_MCUISP and DIVACLK_200 so these clocks are available to the consumers (Exynos4x12 FIMC-IS subsystem). While at it, indentation of the mux clocks table is corrected. Signed-off-by:
Sylwester Nawrocki <s.nawrocki@samsung.com> Signed-off-by:
Kyungmin Park <kyungmin.park@samsung.com> Acked-by:
Mike Turquette <mturquette@linaro.org> Signed-off-by:
Kukjin Kim <kgene.kim@samsung.com>
-
Sachin Kamat authored
Fixes the below compilation error during non-dt build. drivers/clk/samsung/clk.c: In function 'samsung_clk_of_register_fixed_ext': drivers/clk/samsung/clk.c:252:2: error: implicit declaration of function 'for_each_matching_node_and_match' [-Werror=implicit-function-declaration] drivers/clk/samsung/clk.c:252:60: error: expected ';' before '{' token Signed-off-by:Sachin Kamat <sachin.kamat@linaro.org> Signed-off-by:
-
- 04 Apr, 2013 22 commits
-
-
Leela Krishna Amudala authored
Add gate clocks for fimd, mie, dsim, dp, mixer and hdmi. Register it to common clock framework. Signed-off-by:
Leela Krishna Amudala <l.krishna@samsung.com> Signed-off-by:
-
Tomasz Figa authored
This patch extends suspend/resume support for SoC-specific registers to handle differences in register sets on particular SoCs. Signed-off-by:
Tomasz Figa <t.figa@samsung.com> Signed-off-by:
Thomas Abraham <thomas.abraham@linaro.org> Acked-by:
-
Tomasz Figa authored
This patch adds missing clock control registers to the list of registers that should be saved across system suspend. Signed-off-by:
-
Tomasz Figa authored
This register is present on all Exynos4 SoCs and so the prefix is misleading. Signed-off-by:
-
Tomasz Figa authored
This definition is specific for Exynos4210 (which has another location than the same register on Exynos4x12 SoCs) and so needs appropriate prefix. Signed-off-by:
-
Tomasz Figa authored
This patch adds E4210 prefix to all registers related to LCD1 clock domain, because they are present only on Exynos4210. Signed-off-by:
-
Tomasz Figa authored
Current clock save list is shared for all Exynos4 SoCs, so it must contain only registers present in all supported SoCs, because accessing unavailable registers might have undefined effect. This patch removes registers specific for particular SoCs from shared save list, as they should be supported by separate SoC-specific lists. Signed-off-by:
-
Tomasz Figa authored
There are definitions of SRC_MASK_PERIL0 and SRC_MASK_PERIL1 registers, but they are not used for clock definitions. This patch modifies related clock definitions to use defined macros instead of numeric offsets. Signed-off-by:
-
Tomasz Figa authored
This patch adds preprocessor definitions of EPLL and VPLL registers and replaces all occurences of offsets of related registers with new definitions. Signed-off-by:
-
Tomasz Figa authored
This patch adds missing mout_sata that is a parent of div_sata clock. Signed-off-by:
-
Andrzej Hajda authored
The patch adds missing clocks to TOP and ISP clock domains. It also adds clock gates for ISP sub-blocks. Signed-off-by:
Andrzej Hajda <a.hajda@samsung.com> Signed-off-by:
-
Tomasz Figa authored
This patch adds clocks needed for G3D block present on Exynos 4 SoCs. Signed-off-by:
-
Sylwester Nawrocki authored
This patch adds several gate and mux clocks related to camera and ISP blocks. Signed-off-by:
-
Tomasz Figa authored
This patch enables clock lookup registration for mout_core clock used in Exynos4210 cpufreq driver. Signed-off-by:
-
Tomasz Figa authored
Unimplemented clock operations should be simply omitted instead of returning error values. This patch removes unimplemented PLL operations to fix problems caused by returning error code in round_rate callback. Signed-off-by:
-
Lukasz Majewski authored
This patch exports clocks used by Exynos cpufreq drivers to allow lookup using device tree. (Support to cpufreq drivers will be added in further patches.) Signed-off-by:
Lukasz Majewski <l.majewski@samsung.com> Signed-off-by:
-
Tomasz Figa authored
The sclk_dac and sclk_mixer clocks are not present on Exynos4x12. Signed-off-by:
-
Tomasz Figa authored
This clock is used by PCM interface 0. Signed-off-by:
-
Tomasz Figa authored
This clock is a parent of mout_spdif and sclk_pcm0. Signed-off-by:
-
Tomasz Figa authored
This patch adds missing output of mux MIPIHSI which is needed for div_mipihsi clock. Signed-off-by:
-
Tomasz Figa authored
Many clock muxes of Exynos 4x12 uses mout_mpll_user_* clocks instead of sclk_mpll as one of their parents. This patch moves such clocks from common array into SoC-specific arrays and adjusts their parent lists respectively. Signed-off-by:
-
Sylwester Nawrocki authored
This clock must be exported to allow lookup using device tree. Signed-off-by:
-
- 28 Mar, 2013 4 commits
-
-
Heiko Stuebner authored
The current code adds aliases, if necessary, directly when adding the clock, limiting the number of possible aliases to one. Some platforms need more than one alias, like the hsmmc pclocks on s3c2416 which need a "hsmmc" and "mmc_busclk.0" alias for the s3c- sdhci driver. Therefore add the possibility to separately add clock aliases for previously created clocks. Signed-off-by:
Heiko Stuebner <heiko@sntech.de> Acked-by:
-
Heiko Stuebner authored
This is needed to allow looking up previous created clocks when adding separate aliases to them. Signed-off-by:
-
Heiko Stueber authored
The clock_init function checked for a dt node, returning immediately for non-dt machines. This let to the suspend init never being reached on those non-DT machines. So fix this by moving the pm init code above the check. Signed-off-by:
-
Heiko Stuebner authored
On some Samsung platforms divider clocks only use specific divider combinations like the armdiv on s3c2443 and s3c2416. For these usecases the generic divider clock already provides the option of providing a lookup table mapping register values to divider values. Therefore add a new field to samsung_div_clock and if filled with a table, use clk_register_divider_table instead of clk_register_divider to register a divider clock Signed-off-by:
-
- 25 Mar, 2013 12 commits
-
-
Thomas Abraham authored
The clock frequency of xxti and xusbxti clocks is dependent on the frequency of the on-board oscillator that is used to generate these clocks. So allow the frequency of these clocks to be specfied from device tree. Signed-off-by:
-
Thomas Abraham authored
For all supported peripheral controllers on Exynos5440, add clock lookup information. Signed-off-by:
-
Thomas Abraham authored
For all supported peripheral controllers on Exynos5250, add clock lookup information. Signed-off-by:
-
Thomas Abraham authored
For all supported peripheral controllers on Exynos4 SoCs, add clock lookup information. Reviewed-by:
-
Thomas Abraham authored
Add clock controller nodes for EXYNOS4210, EXYNOS4x12, EXYNOS5250 and EXYNOS5440 SoCs. Signed-off-by:
-
Thomas Abraham authored
Add support for mct clock lookup and setup to ensure that the mct clock is has been turned on. Signed-off-by:
-
Thomas Abraham authored
With the migration of Exynos4 clocks to use common clock framework, the old styled 'xtal' clock is not used anymore. Instead, the clock 'fin_pll' is used as the tick clock for mct controller. Signed-off-by:
-
Thomas Abraham authored
With support for device tree based clock lookup now available, remove the auxdata table from exynos4/5 dt-enabled machine file. Signed-off-by:
-
Thomas Abraham authored
The clock speed of xxti and xusbxti clocks depends on the oscillator used on the board to generate these clocks. For non-dt platforms, allow the board support for those platforms to set the clock frequency of xxti and xusbxti clocks. Signed-off-by:
-
Thomas Abraham authored
Since the clock initialization should be completed prior to the mct timer initialization, create a new function 'exynos_init_time' that first sets up the clock and then invokes the timer initialization function. The 'init_time' callback in the board files are updated to invoke this new wrapper function. Signed-off-by:
-
Thomas Abraham authored
Remove Samsung specific clock support in Exynos4/5 and migrate to use common clock framework. Reviewed-by:
-
Thomas Abraham authored
The Exynos5440 clocks are statically listed and registered using the Samsung specific common clock helper functions. Signed-off-by:
-
