- 15 Jul, 2020 40 commits
-
-
Boyuan Zhang authored
Enable VCN3.0 PG and CG for navy_flounder by setting up the flags to the ASIC Signed-off-by:
Boyuan Zhang <boyuan.zhang@amd.com> Reviewed-by:
Leo Liu <leo.liu@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Jiansong Chen authored
It's the same with sienna_cichlid, cp fw for navy_flounder can support WAIT_REG_MEM packet. Signed-off-by:
Jiansong Chen <Jiansong.Chen@amd.com> Reviewed-by:
Tao Zhou <tao.zhou1@amd.com> Signed-off-by:
-
Boyuan Zhang authored
Add vcn3.0 and jpeg3.0 ip blocks for navy_flounder Signed-off-by:
-
Boyuan Zhang authored
Add navy_flounder to vcn family Signed-off-by:
-
Jiansong Chen authored
Add gc golden setting for navy_flounder Signed-off-by:
-
Chengming Gui authored
Add callbacks to KGD for navy flounder. Signed-off-by:
Chengming Gui <Jack.Gui@amd.com> Reviewed-by:
-
Chengming Gui authored
Add KFD support for Navy Flounder. Signed-off-by:
-
Jiansong Chen authored
Same as other navi asics. Signed-off-by:
-
Jiansong Chen authored
Add psp and smu block for navy_flounder with psp firmware load type. Signed-off-by:
-
Jiansong Chen authored
Currently skip ASD FW loading and ih reroute per sienna_cichlid. Signed-off-by:
-
Jiansong Chen authored
Add SMU block for navy_flounder with direct firmware load type. Signed-off-by:
-
Jiansong Chen authored
Now navy_flounder will reuse the smu11 driver_if header and ppt functions for sienna_cichlid. Later navy_flounder can maintain its own version if the compatibility is broken. Signed-off-by:
-
Jiansong Chen authored
The athub version used for navy_flounder is v2.1. Signed-off-by:
-
Jiansong Chen authored
pa_sc_tile_steering_override is only programmable for gfx10.0/10.1/10.2, and navy_flounder has the same gfx10.3 IP with sienna_cichlid. Signed-off-by:
-
Tao Zhou authored
The gfx version of navy_flounder is 10.3, identical to sienna_cichlid, follow the way of sienna_cichlid. Signed-off-by:
-
Jiansong Chen authored
Virtual display support for bring up and virtualization. Signed-off-by:
-
Jiansong Chen authored
Navy_Flounder has the same sdma IP version with sienna_cichlid, and it has 2 sdma controllers. Signed-off-by:
-
Jiansong Chen authored
since navy_flounder has similar gc IP version with sienna_cichlid, follow its setting for the moment. Signed-off-by:
-
Jiansong Chen authored
navy_flounder has the same osssys IP verison with sienna_cichlid, follow its setting. Signed-off-by:
-
Jiansong Chen authored
navy_flounder has similar gc IP version with sienna_cichlid, follow its setting for the moment. Signed-off-by:
-
Jiansong Chen authored
Signed-off-by:
-
Jiansong Chen authored
navy_flounder has the same mmhub IP version with sienna_cichlid, follow its setting. Signed-off-by:
-
Jiansong Chen authored
since navy_flounder has the same ip offset with sienna_cichlid, follow sienna_cichlid setting for the moment. Signed-off-by:
-
Jiansong Chen authored
Add soc support. Signed-off-by:
-
Jiansong Chen authored
Same as navi10. Signed-off-by:
-
Jiansong Chen authored
Same as navi10. Signed-off-by:
-
Jiansong Chen authored
Declare the gfx/compute firmwares. Signed-off-by:
-
Jiansong Chen authored
Add the asic family and IP blocks for navy flounder. Signed-off-by:
-
Jiansong Chen authored
Currently navy_flounder only supports backdoor loading type. Will switch to psp load type when psp is ready. Signed-off-by:
-
Jiansong Chen authored
Signed-off-by:
-
Jiansong Chen authored
Signed-off-by:
-
Huang Rui authored
Sienna_cichlid has four sdma instances, but other chips don't. So we need expand to add multiple trap event irq id in sdma v5.2. Signed-off-by:
Huang Rui <ray.huang@amd.com> Reviewed-by:
Christian König <christian.koenig@amd.com> Signed-off-by:
-
Jack Zhang authored
1.Skip decode_ring test in VF, because VCN in SRIOV does not support direct register read/write. 2.Skip powergating configuration in hw fini because VCN3.0 SRIOV doesn't support powergating. V2: delete unneccessary white lines and refine implementation. Signed-off-by:
Jack Zhang <Jack.Zhang1@amd.com> Reviewed-by:
-
John Clements authored
resolve bug calculating fw start address within binary Reviewed-by:
Guchun Chen <guchun.chen@amd.com> Signed-off-by:
John Clements <john.clements@amd.com> Signed-off-by:
-
Jack Zhang authored
1.In early_init and for sriov, hardcode harvest_config=0, enc_num=1 2.sw_init/fini alloc & free mm_table for sriov doorbell setting for sriov 3.hw_init/fini Under sriov, add start_sriov to config mmsch Skip ring_test to avoid mmio in VF, but need to initialize wptr for vcn rings. 4.Implementation for vcn_v3_0_start_sriov V2:Clean-up some uneccessary funciton declaration. Signed-off-by:
-
Jack Zhang authored
For VCN3.0 SRIOV, Guest driver needs to communicate with mmsch to set the World Switch for MM appropriately. This patch add the interface for mmsch_v3.0. Signed-off-by:
Dennis Li <Dennis.Li@amd.com> Signed-off-by:
-
Jack Zhang authored
For gfx10 boards, except for nv12, other boards take mmio write rather than rlcg write Signed-off-by:
-
Jack Zhang authored
For SIENNA_CICHLID SRIOV, jpeg and pgcp is not supported. Signed-off-by:
-
Evan Quan authored
Leftover of previous cleanups. Signed-off-by:
Evan Quan <evan.quan@amd.com> Reviewed-by:
-
Evan Quan authored
Put the common code in smu_v11_0.c instead of having one copy each. Signed-off-by:
-
