- 14 Dec, 2017 9 commits
-
-
Harry Wentland authored
plane_res.mi (memory interface) can never be NULL for DCE110 Found by smatch: drivers/gpu/drm/amd/amdgpu/../display/dc/dce110/dce110_hw_sequencer.c:2881 dce110_apply_ctx_for_surface() error: we previously assumed 'pipe_ctx->plane_res.mi' could be null (see line 2873) Signed-off-by:
Harry Wentland <harry.wentland@amd.com> Reviewed-by:
Tony Cheng <Tony.Cheng@amd.com> Acked-by:
Alex Deucher <alexander.deucher@amd.com>
-
Harry Wentland authored
NULL check issue found by smatch: drivers/gpu/drm/amd/amdgpu/../display/dc/core/dc_link.c:1976 dc_link_setup_psr() warn: variable dereferenced before check 'link' (see line 1970) We don't use these functions so might as well remove them. Signed-off-by:
-
Eric Bernstein authored
Integrating MPC pseudocode to support new blending cases with secondary MPCC list. This includes a design change to MPC data structures and interfaces. Signed-off-by:
Eric Bernstein <eric.bernstein@amd.com> Reviewed-by:
-
Tony Cheng authored
Signed-off-by:
-
Charlene Liu authored
[Description] in eDP+ HDMI/DP clone or extended configuration, audio inst changed from inst 1 to inst0. No failure related this though, just playback device endpoint inst changed. Also remove one addition register read. Signed-off-by:
Charlene Liu <charlene.liu@amd.com> Reviewed-by:
-
Charlene Liu authored
Signed-off-by:
Krunoslav Kovac <Krunoslav.Kovac@amd.com> Acked-by:
-
Yongqiang Sun authored
Before power gate plane, mpcc idle wait is processed, no need to wait another time. Signed-off-by:
Yongqiang Sun <yongqiang.sun@amd.com> Reviewed-by:
-
Rex Zhu authored
Acked-by:
Rex Zhu <Rex.Zhu@amd.com> Signed-off-by:
-
Roger He authored
Signed-off-by:
Roger He <Hongbo.He@amd.com> Reviewed-by:
Christian König <christian.koenig@amd.com> Signed-off-by:
-
- 13 Dec, 2017 9 commits
-
-
Rex Zhu authored
RV implementation was missing these callbacks. Used to fetch the clock values for other components. Reviewed-by:
Evan Quan <evan.quan@amd.com> Signed-off-by:
-
Chunming Zhou authored
Signed-off-by:
Chunming Zhou <david1.zhou@amd.com> Reviewed-by:
-
Alex Deucher authored
No longer used. Reviewed-by:
-
Alex Deucher authored
The expectation is that the base driver doesn't mess with these. Some components interact with these directly so let the components handle these directly. Reviewed-by:
-
Alex Deucher authored
The expectation is that the base driver doesn't mess with these. Some components interact with these directly so let the components handle these directly. Reviewed-by:
-
Alex Deucher authored
Leftover from bring up. Acked-by:
-
Alex Deucher authored
The golden register arrays were empty so the function was effectively useless. Acked-by:
-
Alex Deucher authored
They are not used any longer. We get the scratch register locations from the vbios directly now. Acked-by:
-
Alex Deucher authored
Cleans up and consolidates all of the per-asic logic. v2: squash in "drm/amdgpu: fix NULL err for sriov detect" (Chunming) Acked-by:
-
- 12 Dec, 2017 17 commits
-
-
Alex Deucher authored
All functions should have nbio_v* prefix. Acked-by:
-
Frank Min authored
this fix the VCE world switch hang issue Signed-off-by:
Frank Min <Frank.Min@amd.com> Acked-by:
-
Monk Liu authored
Should be 0. Signed-off-by:
Monk Liu <Monk.Liu@amd.com> Acked-by:
-
Monk Liu authored
We are polling so no need for INT. Signed-off-by:
-
Monk Liu authored
this VRAM evict is not needed and also cost 2seconds to finish because the IRQ is software side disabled before it. Signed-off-by:
-
Monk Liu authored
fix calculation. Signed-off-by:
-
Monk Liu authored
shrink_pages is in unit of Order after ttm_page_pool_free, but it is used by nr_free in next round so need change it into native page unit Signed-off-by:
-
Christian König authored
And also provide the level for which we need a PDE. Signed-off-by:
-
Christian König authored
Now instead of one submission for each PDE batch them together over all PDs who need an update. Signed-off-by:
-
Christian König authored
No more double house keeping. Signed-off-by:
-
Christian König authored
Not needed any more. Signed-off-by:
-
Christian König authored
We can do this with a simple mask as well. Signed-off-by:
-
Pixel Ding authored
On Tonga VF, there're 2 sources updating wptr registers for sdma3: 1) polling mem and 2) doorbell. When doorbell and polling mem are both enabled on sdma3, there will be collision hit in occasion between those two sources when ucode and h/w are doing the updating on wptr register in parallel. Issue doesn't happen on CP GFX/Compute since CP drops all doorbell writes when VF is inactive. So enable polling mem and don't use doorbell for SDMA3. Signed-off-by:
Pixel Ding <Pixel.Ding@amd.com> Reviewed-by:
-
Christian König authored
Horrible inefficient, but avoids problems when the root PD size becomes to big. v2: remove incr as well. Signed-off-by:
Chunming Zhou <davdi1.zhou@amd.com> Signed-off-by:
-
Christian König authored
That doesn't hit any more most of the time anyway. Signed-off-by:
-
Christian König authored
Torture test for MM and VM support, can be used to evict all VRAM while the system is under load. Signed-off-by:
-
Christian König authored
Remove the superflous .debugfs_init callback and register all files in amdgpu_device.c in just one function. Signed-off-by:
-
- 08 Dec, 2017 5 commits
-
-
Shaoyun Liu authored
Remove the header where it's not used. Acked-by:
Shaoyun Liu <Shaoyun.Liu@amd.com> Signed-off-by:
-
Shaoyun Liu authored
Acked-by:
-
Shaoyun Liu authored
Handle dynamic offsets correctly in static arrays. Acked-by:
-
Shaoyun Liu authored
Update the register access macros and functions to take into account the new dynamic IP base offsets. Acked-by:
-
Shaoyun Liu authored
The base offsets of the IP blocks may change across asics even though the relative register offsets are the same for an IP. Handle this dynamically. Acked-by:
-
