This ensures that we release reset on devices behind a PCI bridge,
and that we have error reporting enabled behind bridges.