Commit 7f6348b6 authored by Daniel Palmer's avatar Daniel Palmer Committed by Arnd Bergmann

ARM: mstar: Add IMI SRAM region

All MStar v7 SoCs have an internal SRAM region that is between 64KB
(infinity2m) and 128KB(infinity3, mercury5).

The region is always at the same base address and is used for the
second stage loader (MStar IPL or u-boot SPL) and will be used for
the DDR self-refresh entry code within the kernel eventually.

This patch adds a 128KB region to the SoC and the minimum 64KB SRAM
region to the base dtsi. Families with more SRAM will override the
size in their family level dtsi.
Signed-off-by: default avatarDaniel Palmer <daniel@0x0f.com>
Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parent 9e30b098
...@@ -45,7 +45,8 @@ soc: soc { ...@@ -45,7 +45,8 @@ soc: soc {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
ranges = <0x16001000 0x16001000 0x00007000>, ranges = <0x16001000 0x16001000 0x00007000>,
<0x1f000000 0x1f000000 0x00400000>; <0x1f000000 0x1f000000 0x00400000>,
<0xa0000000 0xa0000000 0x20000>;
gic: interrupt-controller@16001000 { gic: interrupt-controller@16001000 {
compatible = "arm,cortex-a7-gic"; compatible = "arm,cortex-a7-gic";
...@@ -79,5 +80,10 @@ pm_uart: uart@221000 { ...@@ -79,5 +80,10 @@ pm_uart: uart@221000 {
status = "disabled"; status = "disabled";
}; };
}; };
imi: sram@a0000000 {
compatible = "mmio-sram";
reg = <0xa0000000 0x10000>;
};
}; };
}; };
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment