Commit 773dc10a authored by Alex Deucher's avatar Alex Deucher

drm/radeon: enable mgcg on CIK

Now that the CP is no longer reset and cg is properly
disabled in when appropriate in the dpm code we can
now enable mgcg (medium grained clockgating).
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 6500fc0c
...@@ -2439,7 +2439,7 @@ int radeon_asic_init(struct radeon_device *rdev) ...@@ -2439,7 +2439,7 @@ int radeon_asic_init(struct radeon_device *rdev)
rdev->num_crtc = 6; rdev->num_crtc = 6;
rdev->has_uvd = true; rdev->has_uvd = true;
rdev->cg_flags = rdev->cg_flags =
/*RADEON_CG_SUPPORT_GFX_MGCG |*/ RADEON_CG_SUPPORT_GFX_MGCG |
RADEON_CG_SUPPORT_GFX_MGLS | RADEON_CG_SUPPORT_GFX_MGLS |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ /*RADEON_CG_SUPPORT_GFX_CGCG |*/
RADEON_CG_SUPPORT_GFX_CGLS | RADEON_CG_SUPPORT_GFX_CGLS |
...@@ -2464,7 +2464,7 @@ int radeon_asic_init(struct radeon_device *rdev) ...@@ -2464,7 +2464,7 @@ int radeon_asic_init(struct radeon_device *rdev)
if (rdev->family == CHIP_KAVERI) { if (rdev->family == CHIP_KAVERI) {
rdev->num_crtc = 4; rdev->num_crtc = 4;
rdev->cg_flags = rdev->cg_flags =
/*RADEON_CG_SUPPORT_GFX_MGCG |*/ RADEON_CG_SUPPORT_GFX_MGCG |
RADEON_CG_SUPPORT_GFX_MGLS | RADEON_CG_SUPPORT_GFX_MGLS |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ /*RADEON_CG_SUPPORT_GFX_CGCG |*/
RADEON_CG_SUPPORT_GFX_CGLS | RADEON_CG_SUPPORT_GFX_CGLS |
...@@ -2492,7 +2492,7 @@ int radeon_asic_init(struct radeon_device *rdev) ...@@ -2492,7 +2492,7 @@ int radeon_asic_init(struct radeon_device *rdev)
} else { } else {
rdev->num_crtc = 2; rdev->num_crtc = 2;
rdev->cg_flags = rdev->cg_flags =
/*RADEON_CG_SUPPORT_GFX_MGCG |*/ RADEON_CG_SUPPORT_GFX_MGCG |
RADEON_CG_SUPPORT_GFX_MGLS | RADEON_CG_SUPPORT_GFX_MGLS |
/*RADEON_CG_SUPPORT_GFX_CGCG |*/ /*RADEON_CG_SUPPORT_GFX_CGCG |*/
RADEON_CG_SUPPORT_GFX_CGLS | RADEON_CG_SUPPORT_GFX_CGLS |
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment