- 22 Sep, 2016 1 commit
-
-
Marcin Wojtas authored
Armada CP110 system controller comprises its own routine responsble for registering gate clocks. Among others 'flags' field in struct clk_init_data was not set, using a random values, which may cause an unpredicted behavior. This patch fixes the problem by resetting all fields of clk_init_data before assigning values for all gated clocks of Armada 7k/8k SoCs family. Fixes: d3da3eae ("clk: mvebu: new driver for Armada CP110 system ...") Signed-off-by:
Marcin Wojtas <mw@semihalf.com> CC: <stable@vger.kernel.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
- 21 Sep, 2016 6 commits
-
-
Arvind Yadav authored
Free memory mapping, if lpc32xx_clk_init is not successful. Signed-off-by:
Arvind Yadav <arvind.yadav.cs@gmail.com> Acked-by:
Vladimir Zapolskiy <vz@mleia.com> Acked-by:
Sylvain Lemieux <slemieux.tyco@gmail.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Arvind Yadav authored
Free memory mapping if init is not successful. Signed-off-by:
Arvind Yadav <arvind.yadav.cs@gmail.com> Reviewed-by:
James Liao <jamesjj.liao@mediatek.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Maxime Ripard authored
There's been a copy and paste mistake in the A23 and A33 from the H3, leading in the reset offset for the UART and I2C. Signed-off-by:
Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Alexandre Belloni authored
Assume that if the oscillator is enabled (OSC32EN bit is present), the delay has already elapsed as the bootloader probably waited for the oscillator to settle. This could waste up to 1.2s. Signed-off-by:
Alexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Alexandre Belloni authored
Starting with sama5d4, the crystal oscillator is always enabled at startup and the SCKC doesn't have an OSC32EN bit anymore. Add support for that new controller. Signed-off-by:
Alexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Alexandre Belloni authored
Move all clocks related to the slow clock controller to sckc.c. This avoids extern definitions and allows to remove sckc.h Signed-off-by:
Alexandre Belloni <alexandre.belloni@free-electrons.com> [sboyd@codeaurora.org: Mark some functions static] Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
- 20 Sep, 2016 3 commits
-
-
Lucas Stach authored
Initialize the GPU clock muxes to sane inputs. Until now they have not been changed from their default values, which means that both GPU3D shader and GPU2D core were fed by clock inputs whose rates exceed the maximium allowed frequency of the cores by as much as 200MHz. This fixes a severe GPU stability issue on i.MX6DL. Cc: stable@vger.kernel.org Signed-off-by:
Lucas Stach <l.stach@pengutronix.de> Acked-by:
Shawn Guo <shawnguo@kernel.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Lucas Stach authored
The current clock tree only implements the minimal set of differences between the i.MX6Q and the i.MX6DL, but that doesn't really reflect reality. Apply the following fixes to match the RM: - DL has no GPU3D_SHADER_SEL/PODF, the shader domain is clocked by GPU3D_CORE - GPU3D_SHADER_SEL/PODF has been repurposed as GPU2D_CORE_SEL/PODF - GPU2D_CORE_SEL/PODF has been repurposed as MLB_SEL/PODF Cc: stable@vger.kernel.org Signed-off-by:
Lucas Stach <l.stach@pengutronix.de> Acked-by:
Shawn Guo <shawnguo@kernel.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Kalle Kankare authored
Add clocks configuration for CSI, FIRI and IEEE1588. Signed-off-by:
Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> Acked-by:
Shawn Guo <shawnguo@kernel.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
- 16 Sep, 2016 15 commits
-
-
Masahiro Yamada authored
Add clock data arrays for all UniPhier SoCs with a binding document. Signed-off-by:
Masahiro Yamada <yamada.masahiro@socionext.com> Acked-by:
Rob Herring <robh@kernel.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Masahiro Yamada authored
This includes UniPhier clock driver code, except SoC-specific data arrays. Signed-off-by:
Masahiro Yamada <yamada.masahiro@socionext.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Rafał Miłecki authored
This clock is present on BCM53573 devices (including BCM47189) that use Cortex-A7. ILP is a part of PMU (Power Management Unit) multi-function device so we use syscon (and regmap) for it. Signed-off-by:
Rafał Miłecki <rafal@milecki.pl> Acked-by:
Rob Herring <robh@kernel.org> [sboyd@codeaurora.org: Remove 0 from clk_init_data to silence sparse] Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Vivek Gautam authored
Adding missing reset lines for USB 3.0 PHY. Signed-off-by:
Vivek Gautam <vivek.gautam@codeaurora.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Arnd Bergmann authored
The zx296718 clock driver has a creative way of assigning the register values for each clock, by initializing an __iomem pointer to an offset and then later adding the base (from ioremap) on top with a cast to u64. This fail on all 32-bit architectures during compile testing: drivers/clk/zte/clk-zx296718.c: In function 'top_clocks_init': drivers/clk/zte/clk-zx296718.c:554:35: error: cast from pointer to integer of different size [-Werror=pointer-to-int-cast] zx296718_pll_clk[i].reg_base += (u64)reg_base; drivers/clk/zte/clk-zx296718.c:579:29: error: cast from pointer to integer of different size [-Werror=pointer-to-int-cast] drivers/clk/zte/clk-zx296718.c:592:31: error: cast from pointer to integer of different size [-Werror=pointer-to-int-cast] It would be nice to avoid all the casts, but I decided to simply shut up the warnings by changing the type from u64 to uintptr_t, which does the right thing in practice. Signed-off-by:
Arnd Bergmann <arnd@arndb.de> Fixes: ca023328 ("clk: zx: register ZX296718 clocks") Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Markus Elfring authored
A multiplication for the size determination of a memory allocation indicated that an array data structure should be processed. Thus use the corresponding function "kmalloc_array". This issue was detected by using the Coccinelle software. Signed-off-by:
Markus Elfring <elfring@users.sourceforge.net> Reviewed-by:
Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Wei Yongjun authored
Use the builtin_platform_driver() macro to make the code simpler. Signed-off-by:
Wei Yongjun <weiyongjun1@huawei.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Chen-Yu Tsai authored
The register offset for the mipi-csi clk is off by 4, a copy paste error from the mipi-dsi clk. Fixes: c6e6c96d ("clk: sunxi-ng: Add A31/A31s clocks") Signed-off-by:
Chen-Yu Tsai <wens@csie.org> Acked-by:
Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Chen-Yu Tsai authored
The PLLs have a "lock" bit in their configuration registers which indicate if the PLL has locked on to the requested clock rate. We check this bit in the .set_rate op. The PLL cannot lock on if it's not running, which might be a false positive (warning). Set the CLK_SET_RATE_UNGATE flag for all PLLs so whenever clk_set_rate is called on them, they get enabled and the "lock" check is really checking the PLL. Fixes: c6e6c96d ("clk: sunxi-ng: Add A31/A31s clocks") Signed-off-by:
Chen-Yu Tsai <wens@csie.org> Acked-by:
Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Chen-Yu Tsai authored
The LCD controller and HDMI controller use the LCDx-CHy and HDMI clocks to generate their dot clocks. To be able to generate a full range of possible clock rates, the parent PLL clock rates should also be changed. Fixes: c6e6c96d ("clk: sunxi-ng: Add A31/A31s clocks") Signed-off-by:
Chen-Yu Tsai <wens@csie.org> Acked-by:
Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Gabriel Fernandez authored
This patch configures the semi-synchronous mode of the video clocks of clkgenD2. Signed-off-by:
Olivier Bideau <olivier.bideau@st.com> Signed-off-by:
Gabriel Fernandez <gabriel.fernandez@st.com> Acked-by:
Peter Griffin <peter.griffin@linaro.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Gabriel Fernandez authored
This patch allows fine tuning of the quads FS for audio clocks accuracy. Signed-off-by:
Olivier Bideau <olivier.bideau@st.com> Signed-off-by:
Gabriel Fernandez <gabriel.fernandez@st.com> Acked-by:
Peter Griffin <peter.griffin@linaro.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Gabriel Fernandez authored
Use an algorithm instead of a table to compute clocks for fs660c32 synthesizer. During a video playback we need to adjust audio & video frequencies. A table can't cover all HDMI resolutions and audio adjustment. Signed-off-by:
Gabriel Fernandez <gabriel.fernandez@st.com> Acked-by:
Peter Griffin <peter.griffin@linaro.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Gabriel Fernandez authored
This patch reworks the clock binding to avoid too much detail in DT. Now we have only compatible string per type of clock (remark from Rob https://lkml.org/lkml/2016/5/25/492) Signed-off-by:
Gabriel Fernandez <gabriel.fernandez@st.com> Acked-by:
Peter Griffin <peter.griffin@linaro.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Gabriel Fernandez authored
STiH415 and STiH416 platforms are no longer used. these platforms will be deprecated for the next kernel. Signed-off-by:
Gabriel Fernandez <gabriel.fernandez@st.com> Acked-by:
Rob Herring <robh@kernel.org> Acked-by:
Peter Griffin <peter.griffin@linaro.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
- 15 Sep, 2016 3 commits
-
-
Stephen Boyd authored
Now that we have clk_hw based provider APIs to register clks, we can get rid of struct clk pointers in this driver, allowing us to move closer to a clear split of consumer and provider clk APIs. Signed-off-by:
Stephen Boyd <stephen.boyd@linaro.org> Acked-by:
Alexandre Belloni <alexandre.belloni@free-electrons.com> Tested-by:
Alexandre Belloni <alexandre.belloni@free-electrons.com> Acked-by:
Boris Brezillon <boris.brezillon@free-electrons.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Stephen Boyd authored
Now that we have clk_hw based provider APIs to register clks, we can get rid of struct clk pointers while registering clks in these drivers, allowing us to move closer to a clear split of consumer and provider clk APIs. Cc: Eric Anholt <eric@anholt.net> Cc: Martin Sperl <kernel@martin.sperl.org> Signed-off-by:
Stephen Boyd <stephen.boyd@linaro.org>
-
Jon Mason authored
Make the clocks visible options that can be selected by anyone. This avoids the problems of: 1) Select is a reverse dependency and is hard for people to understand and can sometimes be a pain to track down 2) Build coverage goes down because configs are hidden 3) Code bloat Patch suggested by Stephen Boyd Signed-off-by:
Jon Mason <jonmason@broadcom.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
- 14 Sep, 2016 12 commits
-
-
Hoan Tran authored
Add X-Gene PMD clock support. PMD clock is implemented for a single register field. Output rate = parent_rate * (denominator - scale) / denominator with - denominator = bitmask of register field + 1 - scale = values of register field For example, for bitmask is 0x7, denominator will be 8 and scale will be computed and programmed accordingly. Signed-off-by:
Hoan Tran <hotran@apm.com> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Hoan Tran authored
Add APM X-Gene clock binding documentation for PMD clock. Signed-off-by:
Hoan Tran <hotran@apm.com> Acked-by:
Rob Herring <robh@kernel.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Stephen Boyd authored
* clk-zte: clk: zx: register ZX296718 clocks clk: zx: reform pll config info to ease code extension
-
Jun Nie authored
The ZX296718 clocks are statically listed and registered. More clock will be added later. Signed-off-by:
Jun Nie <jun.nie@linaro.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Jun Nie authored
Add power down bit and pll lock bit in pll config structure to ease new SoC support. Signed-off-by:
Jun Nie <jun.nie@linaro.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Jun Nie authored
The ZX296718 clocks are statically listed and registered. More clock will be added later. Signed-off-by:
Jun Nie <jun.nie@linaro.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Jun Nie authored
Add power down bit and pll lock bit in pll config structure to ease new SoC support. Signed-off-by:
Jun Nie <jun.nie@linaro.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Markus Elfring authored
A multiplication for the size determination of a memory allocation indicated that an array data structure should be processed. Thus use the corresponding function "kmalloc_array". This issue was detected by using the Coccinelle software. Signed-off-by:
Markus Elfring <elfring@users.sourceforge.net> Reviewed-by:
Alex Elder <elder@linaro.org> [sboyd@codeaurora.org: Save a line] Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Uwe Kleine-König authored
This helps to decode error messages like: [ 0.000000] i.MX clk 82: register failed with -17 Signed-off-by:
Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Acked-by:
Shawn Guo <shawnguo@kernel.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Uwe Kleine-König authored
This fixes [ 0.000000] i.MX clk 82: register failed with -17 because the name is duplicated. Signed-off-by:
Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Fixes: 3713e3f5 ("clk: imx35: define two clocks for rtc") Acked-by:
Shawn Guo <shawnguo@kernel.org> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Arnd Bergmann authored
The addition of many gate clocks added two entries in an array for the same value: drivers/clk/meson/meson8b.c:479:10: error: initialized field overwritten [-Werror=override-init] [CLKID_GCLK_VENCI_INT] = &meson8b_gclk_venci_int.hw, [CLKID_GCLK_VENCI_INT] = &meson8b_gclk_vencp_int.hw, This was clearly an accident, and since all other identifiers are listed in the order in which they are defined, I'm changing the first one to CLKID_GCLK_VENCI_INT0, making it all consistent again. Signed-off-by:
Arnd Bergmann <arnd@arndb.de> Fixes: e31a1900 ("meson: clk: Add support for clock gates") Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-
Baoyou Xie authored
We get 1 warning when building kernel with W=1: drivers/clk/mmp/clk-mmp2.c:75:13: warning: no previous prototype for 'mmp2_clk_init' [-Wmissing-prototypes] In fact, this function is declared in linux/clk/mmp.h, so this patch add missing header dependencies. Signed-off-by:
Baoyou Xie <baoyou.xie@linaro.org> Acked-by:
Arnd Bergmann <arnd@arndb.de> Signed-off-by:
Stephen Boyd <sboyd@codeaurora.org>
-