Skip to content

O
ORS Hardware
Commit df0cc5af authored by Jean-Marc Ouvrard's avatar Jean-Marc Ouvrard Committed by Thomas Gambier
Browse files
Options

Improve version 4.2 after feedback from manufacturer 

Improve Gerber files and BOM.
parent 2624ed1a
Expand all Hide whitespace changes
Inline Side-by-side
Showing with 168856 additions and 160593 deletions
hardOrs/ORS_8Layers.OutJob
View file @ df0cc5af
......@@ -17,11 +17,11 @@ RevisionNamingSchemeGUID=
[OutputGroup1]
Name=ORS_8Layers.OutJob
Description=
TargetOutputMedium=Assembly
TargetOutputMedium=BOM
VariantName=[No Variations]
VariantScope=0
CurrentConfigurationName=
TargetPrinter=Virtual Printer
TargetPrinter=Brother MFC-660CN
PrinterOptions=Record=PrinterOptions|Copies=1|Duplex=1|TrueTypeOptions=3|Collate=1|PrintWhat=0
OutputMedium1=Print Job
OutputMedium1_Type=Printer
......@@ -141,7 +141,7 @@ OutputName6=Bom-ORSTDDB38
OutputCategory6=Report
OutputDocumentPath6=
OutputVariantName6=TDDB38
OutputEnabled6=0
OutputEnabled6=1
OutputEnabled6_OutputMedium1=0
OutputEnabled6_OutputMedium2=4
OutputEnabled6_OutputMedium3=0
......@@ -156,9 +156,9 @@ PageOptions6=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|PrintS
Configuration6_Name1=Filter
Configuration6_Item1=545046300E5446696C74657257726170706572000D46696C7465722E416374697665090F46696C7465722E43726974657269610A04000000000000000000
Configuration6_Name2=General
Configuration6_Item2=OpenExported=False|AddToProject=False|ForceFit=True|NotFitted=False|Database=False|IncludePCBData=True|IncludeVaultData=True|ShowExportOptions=True|TemplateFilename=\Project Outputs for RF-BJT\BOM|BatchMode=5|FormWidth=2608|FormHeight=652|SupplierProdQty=1|SupplierAutoQty=False|SupplierUseCachedPricing=False|SupplierCurrency=<none>
Configuration6_Item2=OpenExported=False|AddToProject=False|ForceFit=True|NotFitted=False|Database=False|IncludePCBData=True|IncludeVaultData=True|ShowExportOptions=True|TemplateFilename=\Project Outputs for RF-BJT\BOM|BatchMode=5|FormWidth=1154|FormHeight=1083|SupplierProdQty=1|SupplierAutoQty=False|SupplierUseCachedPricing=False|SupplierCurrency=<none>
Configuration6_Name3=GroupOrder
Configuration6_Item3=Value=True|GenericFootprint=True|Type=True
Configuration6_Item3=Value=True|Same Footprint as=True|Type=True
Configuration6_Name4=OutputConfigurationParameter1
Configuration6_Item4=`?
Configuration6_Name5=PCBDocument
......@@ -166,7 +166,7 @@ Configuration6_Item5=FileName=Ors.PcbDoc
Configuration6_Name6=SortOrder
Configuration6_Item6=
Configuration6_Name7=VisibleOrder
Configuration6_Item7=Designator=296|GenericFootprint=219|Manufacturer=402|Type=287|Value=299|Quantity=45|Infos=728|Layer=100
Configuration6_Item7=Designator=296|Same Footprint as=100|Manufacturer=402|Type=287|Value=299|Quantity=45|Infos=728|Layer=100
OutputType7=Pick Place
OutputName7=PickPlace-ORSTDDB42
OutputCategory7=Assembly
......@@ -208,7 +208,7 @@ OutputName9=Assembly-PickPlaceORSTDDB38
OutputCategory9=Assembly
OutputDocumentPath9=
OutputVariantName9=TDDB38
OutputEnabled9=1
OutputEnabled9=0
OutputEnabled9_OutputMedium1=0
OutputEnabled9_OutputMedium2=0
OutputEnabled9_OutputMedium3=0
......@@ -251,7 +251,7 @@ OutputName10=Assembly-PickPlaceORSTDDB42
OutputCategory10=Assembly
OutputDocumentPath10=
OutputVariantName10=TDDB42
OutputEnabled10=1
OutputEnabled10=0
OutputEnabled10_OutputMedium1=0
OutputEnabled10_OutputMedium2=0
OutputEnabled10_OutputMedium3=0
......@@ -294,7 +294,7 @@ OutputName11=Assembly-PickPlaceORSTDDB43
OutputCategory11=Assembly
OutputDocumentPath11=
OutputVariantName11=TDDB43
OutputEnabled11=1
OutputEnabled11=0
OutputEnabled11_OutputMedium1=0
OutputEnabled11_OutputMedium2=0
OutputEnabled11_OutputMedium3=0
......@@ -394,7 +394,7 @@ OutputName15=Bom-ORSTDDB42
OutputCategory15=Report
OutputDocumentPath15=
OutputVariantName15=TDDB42
OutputEnabled15=0
OutputEnabled15=1
OutputEnabled15_OutputMedium1=0
OutputEnabled15_OutputMedium2=3
OutputEnabled15_OutputMedium3=0
......@@ -409,9 +409,9 @@ PageOptions15=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|Print
Configuration15_Name1=Filter
Configuration15_Item1=545046300E5446696C74657257726170706572000D46696C7465722E416374697665090F46696C7465722E43726974657269610A04000000000000000000
Configuration15_Name2=General
Configuration15_Item2=OpenExported=False|AddToProject=False|ForceFit=True|NotFitted=False|Database=False|IncludePCBData=True|IncludeVaultData=True|ShowExportOptions=True|TemplateFilename=\Project Outputs for RF-BJT\BOM|BatchMode=5|FormWidth=2608|FormHeight=652|SupplierProdQty=1|SupplierAutoQty=False|SupplierUseCachedPricing=False|SupplierCurrency=<none>
Configuration15_Item2=OpenExported=False|AddToProject=False|ForceFit=True|NotFitted=False|Database=False|IncludePCBData=True|IncludeVaultData=True|ShowExportOptions=True|TemplateFilename=\Project Outputs for RF-BJT\BOM|BatchMode=5|FormWidth=1831|FormHeight=1086|SupplierProdQty=1|SupplierAutoQty=False|SupplierUseCachedPricing=False|SupplierCurrency=<none>
Configuration15_Name3=GroupOrder
Configuration15_Item3=Value=True|GenericFootprint=True|Type=True
Configuration15_Item3=Value=True|Same Footprint as=True|Type=True
Configuration15_Name4=OutputConfigurationParameter1
Configuration15_Item4=`?
Configuration15_Name5=PCBDocument
......@@ -419,13 +419,13 @@ Configuration15_Item5=FileName=Ors.PcbDoc
Configuration15_Name6=SortOrder
Configuration15_Item6=
Configuration15_Name7=VisibleOrder
Configuration15_Item7=Designator=296|GenericFootprint=219|Manufacturer=402|Type=287|Value=299|Quantity=45|Infos=728|Layer=100
Configuration15_Item7=Designator=296|Same Footprint as=100|Manufacturer=402|Type=287|Value=299|Quantity=45|Infos=728|Layer=100
OutputType16=BOM_PartType
OutputName16=Bom-ORSTDDB43
OutputCategory16=Report
OutputDocumentPath16=
OutputVariantName16=TDDB43
OutputEnabled16=0
OutputEnabled16=1
OutputEnabled16_OutputMedium1=0
OutputEnabled16_OutputMedium2=2
OutputEnabled16_OutputMedium3=0
......@@ -440,9 +440,9 @@ PageOptions16=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|Print
Configuration16_Name1=Filter
Configuration16_Item1=545046300E5446696C74657257726170706572000D46696C7465722E416374697665090F46696C7465722E43726974657269610A04000000000000000000
Configuration16_Name2=General
Configuration16_Item2=OpenExported=False|AddToProject=False|ForceFit=True|NotFitted=False|Database=False|IncludePCBData=True|IncludeVaultData=True|ShowExportOptions=True|TemplateFilename=\Project Outputs for RF-BJT\BOM|BatchMode=5|FormWidth=2608|FormHeight=652|SupplierProdQty=1|SupplierAutoQty=False|SupplierUseCachedPricing=False|SupplierCurrency=<none>
Configuration16_Item2=OpenExported=False|AddToProject=False|ForceFit=True|NotFitted=False|Database=False|IncludePCBData=True|IncludeVaultData=True|ShowExportOptions=True|TemplateFilename=\Project Outputs for RF-BJT\BOM|BatchMode=5|FormWidth=1275|FormHeight=1085|SupplierProdQty=1|SupplierAutoQty=False|SupplierUseCachedPricing=False|SupplierCurrency=<none>
Configuration16_Name3=GroupOrder
Configuration16_Item3=Value=True|GenericFootprint=True|Type=True
Configuration16_Item3=Value=True|Same Footprint as=True|Type=True
Configuration16_Name4=OutputConfigurationParameter1
Configuration16_Item4=`?
Configuration16_Name5=PCBDocument
......@@ -450,7 +450,7 @@ Configuration16_Item5=FileName=Ors.PcbDoc
Configuration16_Name6=SortOrder
Configuration16_Item6=
Configuration16_Name7=VisibleOrder
Configuration16_Item7=Designator=296|GenericFootprint=219|Manufacturer=402|Type=287|Value=299|Quantity=45|Infos=728|Layer=100
Configuration16_Item7=Designator=296|Same Footprint as=100|Manufacturer=402|Type=287|Value=299|Quantity=45|Infos=728|Layer=100
OutputType17=BOM_PartType
OutputName17=Bom-ORSTDDBxx
OutputCategory17=Report
......@@ -487,7 +487,7 @@ OutputName18=Bom-ORSTDDB39
OutputCategory18=Report
OutputDocumentPath18=
OutputVariantName18=TDDB39
OutputEnabled18=0
OutputEnabled18=1
OutputEnabled18_OutputMedium1=0
OutputEnabled18_OutputMedium2=1
OutputEnabled18_OutputMedium3=0
......@@ -502,9 +502,9 @@ PageOptions18=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|Print
Configuration18_Name1=Filter
Configuration18_Item1=545046300E5446696C74657257726170706572000D46696C7465722E416374697665090F46696C7465722E43726974657269610A04000000000000000000
Configuration18_Name2=General
Configuration18_Item2=OpenExported=False|AddToProject=False|ForceFit=True|NotFitted=False|Database=False|IncludePCBData=True|IncludeVaultData=True|ShowExportOptions=True|TemplateFilename=\Project Outputs for RF-BJT\BOM|BatchMode=5|FormWidth=2608|FormHeight=652|SupplierProdQty=1|SupplierAutoQty=False|SupplierUseCachedPricing=False|SupplierCurrency=<none>
Configuration18_Item2=OpenExported=False|AddToProject=False|ForceFit=True|NotFitted=False|Database=False|IncludePCBData=True|IncludeVaultData=True|ShowExportOptions=True|TemplateFilename=\Project Outputs for RF-BJT\BOM|BatchMode=5|FormWidth=1307|FormHeight=986|SupplierProdQty=1|SupplierAutoQty=False|SupplierUseCachedPricing=False|SupplierCurrency=<none>
Configuration18_Name3=GroupOrder
Configuration18_Item3=Value=True|GenericFootprint=True|Type=True
Configuration18_Item3=Value=True|Same Footprint as=True|Type=True
Configuration18_Name4=OutputConfigurationParameter1
Configuration18_Item4=`?
Configuration18_Name5=PCBDocument
......@@ -512,7 +512,7 @@ Configuration18_Item5=FileName=Ors.PcbDoc
Configuration18_Name6=SortOrder
Configuration18_Item6=
Configuration18_Name7=VisibleOrder
Configuration18_Item7=Designator=296|GenericFootprint=219|Manufacturer=402|Type=287|Value=299|Quantity=45|Infos=728|Layer=100
Configuration18_Item7=Designator=296|Same Footprint as=100|Manufacturer=402|Type=287|Value=299|Quantity=45|Infos=728|Layer=100
OutputType19=Pick Place
OutputName19=PickPlace-ORSTDDB39
OutputCategory19=Assembly
......@@ -536,7 +536,7 @@ OutputName20=Assembly-PickPlaceORSTDDB39
OutputCategory20=Assembly
OutputDocumentPath20=
OutputVariantName20=TDDB39
OutputEnabled20=1
OutputEnabled20=0
OutputEnabled20_OutputMedium1=0
OutputEnabled20_OutputMedium2=0
OutputEnabled20_OutputMedium3=0
......
hardOrs/Ors.PcbDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors.PrjPcb
View file @ df0cc5af
This diff is collapsed.
hardOrs/Ors_0.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_1.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_2.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_3.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_4.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_5.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_6.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_7.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_8.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_9.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_Prog.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_Pwr_0.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_Pwr_1.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Ors_Top.SchDoc
View file @ df0cc5af
No preview for this file type
hardOrs/Project Outputs for Ors/Design Rule Check - Ors.drc
View file @ df0cc5af
Protel Design System Design Rule Check
PCB File : V:\Work\Projets\RapidSpaceLocal\hard\hardOrs4.11\Ors.PcbDoc
Date : 30/11/2022
Time : 17:42:14
PCB File : V:\Work\Projets\RapidSpaceLocal\ors-hardware\hardOrs\Ors.PcbDoc
Date : 14/12/2022
Time : 17:33:35
Processing Rule : Clearance Constraint (Gap=0.21mm) (InPolygon),(All)
Processing Rule : Clearance Constraint (Gap=0.12mm) (InNetClass('DiffPairNetClass100Ohms_1_2')),(InPolygon)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.2mm) (InNamedPolygon('TOP-GND') OR InNamedPolygon('GND-BOTTOM_PWR1')),(All)
Processing Rule : Room Ors_Pwr_1 (Bounding Region = (220.507mm, 153mm, 318.257mm, 252.5mm) (InComponentClass('Ors_Pwr_1'))
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.12mm) (All),(IsVia)
Processing Rule : Clearance Constraint (Gap=0.21mm) (InNetClass('50OhmsL8toL5')),(InPolygon)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.2mm) (InNamedPolygon('L4-+12V-2')OR InNamedPolygon('L4-+12V')OR InNamedPolygon('BOTTOM+12V')OR InNamedPolygon('BOTTOM+12V-1')),(All)
Processing Rule : Matched Net Lengths(Tolerance=0.3mm) (InNetClass('POENetClass1'))
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.5mm) (InNetClass('50OhmsL8tol4')),(InPolygon)
Processing Rule : Matched Net Lengths(Tolerance=0.5mm) (InNetClass('POENetClass2'))
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.5mm) (InNamedPolygon('L5_NoNet') OR InNamedPolygon('L6_NoNet') OR InNamedPolygon('L4_NoNet') OR InNamedPolygon('L7_NoNet')OR InNamedPolygon('L3_NoNet')),(All)
Processing Rule : Room b (Bounding Region = (205.744mm, 158.959mm, 251.937mm, 234.499mm) (InComponentClass('b'))
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.1mm) (InNetClass('DiffPairNetClass')),(All)
Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Processing Rule : Clearance Constraint (Gap=0.6mm) (InNetClass('50OhmsL1toL2')),(InPolygon)
Rule Violations :0
Processing Rule : Un-Routed Net Constraint ( (All) )
Processing Rule : Net Antennae (Tolerance=0mm) (Disabled)(All)
Rule Violations :0
Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Processing Rule : Silk to Silk (Clearance=0.2mm) (Disabled)(All),(All)
Rule Violations :0
Processing Rule : Width Constraint (Min=0.1mm) (Max=10mm) (Preferred=0.254mm) (All)
Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (Disabled)(IsPad),(All)
Rule Violations :0
Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Processing Rule : Minimum Solder Mask Sliver (Gap=0.05mm) (All),(All)
Rule Violations :0
Processing Rule : Hole Size Constraint (Min=0.02mm) (Max=3.5mm) (All)
Processing Rule : Hole To Hole Clearance (Gap=0.25mm) (All),(All)
Rule Violations :0
Processing Rule : Hole To Hole Clearance (Gap=0.25mm) (All),(All)
Processing Rule : Hole Size Constraint (Min=0.02mm) (Max=3.5mm) (All)
Rule Violations :0
Processing Rule : Minimum Solder Mask Sliver (Gap=0.05mm) (All),(All)
Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0
Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (Disabled)(IsPad),(All)
Processing Rule : Width Constraint (Min=0.1mm) (Max=10mm) (Preferred=0.254mm) (All)
Rule Violations :0
Processing Rule : Silk to Silk (Clearance=0.2mm) (Disabled)(All),(All)
Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0
Processing Rule : Net Antennae (Tolerance=0mm) (Disabled)(All)
Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.6mm) (InNetClass('50OhmsL1toL2')),(InPolygon)
Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Processing Rule : Clearance Constraint (Gap=0.1mm) (InNetClass('DiffPairNetClass')),(All)
Rule Violations :0
Processing Rule : Room b (Bounding Region = (205.744mm, 158.959mm, 251.937mm, 234.499mm) (InComponentClass('b'))
Processing Rule : Clearance Constraint (Gap=0.5mm) (InNamedPolygon('L5_NoNet') OR InNamedPolygon('L6_NoNet') OR InNamedPolygon('L4_NoNet') OR InNamedPolygon('L7_NoNet')OR InNamedPolygon('L3_NoNet')),(All)
Rule Violations :0
Processing Rule : Matched Net Lengths(Tolerance=0.5mm) (InNetClass('POENetClass2'))
Processing Rule : Clearance Constraint (Gap=0.5mm) (InNetClass('50OhmsL8tol4')),(InPolygon)
Rule Violations :0
Processing Rule : Matched Net Lengths(Tolerance=0.3mm) (InNetClass('POENetClass1'))
Processing Rule : Clearance Constraint (Gap=0.2mm) (InNamedPolygon('L4-+12V-2')OR InNamedPolygon('L4-+12V')OR InNamedPolygon('BOTTOM+12V')OR InNamedPolygon('BOTTOM+12V-1')OR
InNamedPolygon('L6_NoNet2') OR InNamedPolygon('L6_NoNet')),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.21mm) (InNetClass('50OhmsL8toL5')),(InPolygon)
Processing Rule : Clearance Constraint (Gap=0.12mm) (All),(IsVia)
Rule Violations :0
Processing Rule : Room Ors_Pwr_1 (Bounding Region = (220.507mm, 153mm, 318.257mm, 252.5mm) (InComponentClass('Ors_Pwr_1'))
Processing Rule : Clearance Constraint (Gap=0.2mm) (InNamedPolygon('TOP-GND') OR InNamedPolygon('GND-BOTTOM_PWR1')),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.12mm) (InNetClass('DiffPairNetClass100Ohms_1_2')),(InPolygon)
Processing Rule : Clearance Constraint (Gap=0.21mm) (InPolygon),(All)
Rule Violations :0
Violations Detected : 0
Time Elapsed : 00:02:05
\ No newline at end of file
Time Elapsed : 00:02:04
\ No newline at end of file
hardOrs/Project Outputs for Ors/Gerber/Gerber Files-macro.APR_LIB
View file @ df0cc5af
This source diff could not be displayed because it is too large. You can view the blob instead.
hardOrs/Project Outputs for Ors/Gerber/Gerber Files.EXTREP
View file @ df0cc5af
------------------------------------------------------------------------------------------
Gerber File Extension Report For: Gerber Files.GBR 02/12/2022 15:42:45
Gerber File Extension Report For: Gerber Files.GBR 14/12/2022 17:36:38
------------------------------------------------------------------------------------------
......
hardOrs/Project Outputs for Ors/Gerber/Gerber Files.REP
View file @ df0cc5af
......@@ -193,16 +193,16 @@ Generating : L2
Used DCodes :
D57
D85
D105
D47
D75
D114
D166
D169
D167
D170
D171
D172
D173
D175
D174
D176
D177
*************************************************************
......@@ -220,8 +220,8 @@ Generating : L3
Used DCodes :
D12
D57
D85
D47
D75
D105
D106
D107
......@@ -229,11 +229,11 @@ Used DCodes :
D109
D110
D111
D112
D114
D118
D115
D116
D166
D167
D169
D170
D171
D172
......@@ -257,17 +257,17 @@ Generating : L4
Used DCodes :
D57
D85
D47
D75
D105
D107
D106
D109
D110
D111
D113
D112
D114
D166
D167
D169
D170
D171
D172
......@@ -288,19 +288,19 @@ Generating : L5
Used DCodes :
D57
D85
D105
D107
D47
D75
D106
D109
D118
D114
D116
D166
D169
D167
D170
D171
D172
D173
D175
D174
D182
D183
*************************************************************
......@@ -317,8 +317,8 @@ Generating : L6
Used DCodes :
D57
D85
D47
D75
D105
D106
D107
......@@ -326,10 +326,10 @@ Used DCodes :
D109
D111
D112
D113
D114
D118
D152
D115
D116
D132
D166
D170
D171
......@@ -355,12 +355,12 @@ Generating : L7
Used DCodes :
D12
D57
D85
D109
D113
D114
D115
D47
D75
D105
D106
D112
D118
D166
D167
D169
......@@ -387,43 +387,43 @@ Generating : BOTTOM
Used DCodes :
D10
D12
D13
D14
D15
D16
D17
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
D32
D33
D36
D39
D40
D41
D51
D53
D57
D59
D60
D45
D46
D47
D61
D62
D67
D68
D63
D64
D65
D69
D72
D75
D85
D87
D90
D91
D92
D93
D96
D97
D100
D101
D102
D104
D103
D105
D106
D107
......@@ -434,8 +434,8 @@ Used DCodes :
D112
D113
D114
D115
D116
D118
D166
D167
D168
......@@ -613,6 +613,7 @@ Used DCodes :
D349
D350
D351
D352
*************************************************************
*************************************************************
......@@ -625,13 +626,12 @@ Generating : Top Overlay
Used DCodes :
D105
D109
D106
D110
D111
D114
D166
D178
D352
D353
D354
D355
......@@ -786,7 +786,7 @@ Used DCodes :
D102
D103
D104
D138
D146
D166
D399
D400
......@@ -816,21 +816,21 @@ Generating : Top Solder
Used DCodes :
D53
D57
D71
D85
D97
D99
D101
D106
D28
D30
D32
D47
D59
D69
D75
D107
D109
D166
D170
D171
D172
D173
D238
D273
D205
D214
D288
D292
D411
......@@ -949,46 +949,46 @@ Generating : Bottom Solder
Used DCodes :
D97
D99
D101
D28
D30
D32
D166
D170
D171
D172
D173
D232
D238
D214
D224
D259
D422
D424
D425
D427
D428
D429
D430
D431
D432
D433
D434
D435
D436
D437
D438
D439
D440
D443
D445
D446
D456
D458
D463
D450
D451
D465
D470
D471
D472
D478
D466
D467
D468
D469
D473
D476
D489
D491
D492
D493
D494
D496
D497
D500
D501
D502
D504
D507
D508
......@@ -1115,45 +1115,44 @@ Generating : Bottom Paste
Used DCodes :
D13
D14
D15
D16
D17
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
D32
D33
D36
D39
D40
D41
D51
D53
D59
D60
D45
D46
D61
D62
D67
D68
D63
D64
D65
D69
D75
D72
D87
D90
D91
D92
D93
D96
D97
D100
D101
D102
D104
D103
D166
D186
D187
D188
D189
D190
D191
......@@ -1189,7 +1188,6 @@ Used DCodes :
D221
D222
D223
D224
D225
D226
D227
......@@ -1197,6 +1195,7 @@ Used DCodes :
D229
D230
D231
D232
D233
D234
D235
......@@ -1249,6 +1248,7 @@ Used DCodes :
D283
D284
D285
D286
D287
D616
D617
......@@ -1278,42 +1278,41 @@ Generating : Bottom Overlay
Used DCodes :
D105
D106
D107
D109
D110
D111
D112
D113
D123
D114
D115
D161
D166
D178
D291
D352
D289
D353
D356
D354
D359
D360
D361
D362
D363
D364
D365
D366
D367
D368
D370
D371
D373
D377
D378
D379
D380
D381
D384
D385
D386
D387
D388
D392
D393
D396
D398
D390
D394
D395
D632
D633
D634
......@@ -1337,6 +1336,7 @@ Used DCodes :
D652
D653
D654
D655
*************************************************************
*************************************************************
......@@ -1351,14 +1351,14 @@ Generating : Mechanical 1
Used DCodes :
D166
D178
D356
D633
D634
D635
D655
D656
D657
D658
D659
D660
*************************************************************
*************************************************************
......@@ -1371,22 +1371,22 @@ Generating : Mechanical 2
Used DCodes :
D109
D106
D110
D166
D178
D352
D356
D353
D633
D634
D635
D660
D636
D661
D662
D663
D664
D665
D666
D667
*************************************************************
*************************************************************
......@@ -1399,21 +1399,21 @@ Generating : Mechanical 3
Used DCodes :
D109
D106
D166
D178
D352
D356
D358
D353
D357
D634
D635
D636
D663
D666
D667
D668
D669
D670
D671
D672
*************************************************************
*************************************************************
......@@ -1429,10 +1429,10 @@ Used DCodes :
D166
D178
D633
D661
D672
D662
D673
D674
D675
*************************************************************
*************************************************************
......
hardOrs/Project Outputs for Ors/Gerber/Gerber Files.RUL
View file @ df0cc5af
DRC Rules Export File for PCB: V:\Work\Projets\RapidSpaceLocal\ors-hardware\hardOrs\Ors.PcbDoc
RuleKind=Clearance|RuleName=PolyGon Clearance_ALL|Scope=Board|Minimum=8.27
RuleKind=Clearance|RuleName=PolyGon Clearance_GND|Scope=Board|Minimum=7.87
RuleKind=Clearance|RuleName=Clearance-Via_1|Scope=Board|Minimum=4.72
RuleKind=Clearance|RuleName=PolyGon Pour Clearance_12V|Scope=Board|Minimum=7.87
RuleKind=Clearance|RuleName=50OhmsL8toL4|Scope=Board|Minimum=19.69
RuleKind=Clearance|RuleName=PolyGon PourClearance_NoNet|Scope=Board|Minimum=19.69
RuleKind=Clearance|RuleName=DiffPairNetClass|Scope=Board|Minimum=3.94
RuleKind=ShortCircuit|RuleName=ShortCircuit|Scope=Board|Allowed=0
RuleKind=Width|RuleName=Width|Scope=Board|Minimum=3.94
RuleKind=SolderMaskExpansion|RuleName=SolderMaskExpansion|Scope=Board|Minimum=1.97
RuleKind=Clearance|RuleName=50OhmsL1toL2|Scope=Board|Minimum=23.62
RuleKind=Clearance|RuleName=Clearance|Scope=Board|Minimum=3.94
RuleKind=Clearance|RuleName=50OhmsL8toL5|Scope=Board|Minimum=8.27
RuleKind=Clearance|RuleName=100OhmsL8toL1_2|Scope=Board|Minimum=4.72
RuleKind=Clearance|RuleName=50OhmsL8toL5|Scope=Board|Minimum=8.27
RuleKind=Clearance|RuleName=Clearance|Scope=Board|Minimum=3.94
RuleKind=Clearance|RuleName=50OhmsL1toL2|Scope=Board|Minimum=23.62
RuleKind=SolderMaskExpansion|RuleName=SolderMaskExpansion|Scope=Board|Minimum=1.97
RuleKind=Width|RuleName=Width|Scope=Board|Minimum=3.94
RuleKind=ShortCircuit|RuleName=ShortCircuit|Scope=Board|Allowed=0
RuleKind=Clearance|RuleName=DiffPairNetClass|Scope=Board|Minimum=3.94
RuleKind=Clearance|RuleName=PolyGon PourClearance_NoNet|Scope=Board|Minimum=19.69
RuleKind=Clearance|RuleName=50OhmsL8toL4|Scope=Board|Minimum=19.69
RuleKind=Clearance|RuleName=PolyGon Pour Clearance_12V|Scope=Board|Minimum=7.87
RuleKind=Clearance|RuleName=Clearance-Via_1|Scope=Board|Minimum=4.72
RuleKind=Clearance|RuleName=PolyGon Clearance_GND|Scope=Board|Minimum=7.87
RuleKind=Clearance|RuleName=PolyGon Clearance_ALL|Scope=Board|Minimum=8.27
hardOrs/Project Outputs for Ors/NC Drill/NC Drill Files.DRR
View file @ df0cc5af
---------------------------------------------------------------------------
NCDrill File Report For: Ors.PcbDoc 02/12/2022 15:42:56
NCDrill File Report For: Ors.PcbDoc 14/12/2022 17:36:51
---------------------------------------------------------------------------
Layer Pair : TOP to BOTTOM
......@@ -8,14 +8,14 @@ ASCII Non-Plated RoundHoles File : NC Drill Files-NonPlated.TXT
Tool Hole Size Hole Type Hole Count Plated Tool Travel
---------------------------------------------------------------------------
T1 0.2mm (7.874mil) Round 2492 4569.10 mm (179.89 Inch)
T2 0.25mm (9.842mil) Round 1803 4547.70 mm (179.04 Inch)
T3 0.3mm (11.811mil) Round 224 931.28 mm (36.66 Inch)
T4 0.5mm (19.685mil) Round 34 313.99 mm (12.36 Inch)
T1 0.2mm (7.874mil) Round 2492 4572.27 mm (180.01 Inch)
T2 0.25mm (9.842mil) Round 1803 4551.89 mm (179.21 Inch)
T3 0.3mm (11.811mil) Round 224 991.63 mm (39.04 Inch)
T4 0.5mm (19.685mil) Round 34 306.23 mm (12.06 Inch)
T5 2.6mm (102.362mil) Round 17 650.39 mm (25.61 Inch)
T6 3.25mm (127.953mil) Round 4 35.10 mm (1.38 Inch)
T7 1mm (39.37mil) Round 8 NPTH 301.02 mm (11.85 Inch)
---------------------------------------------------------------------------
Totals 4582 11348.59 mm (446.79 Inch)
Totals 4582 11408.54 mm (449.16 Inch)
Total Processing Time (hh:mm:ss) : 00:00:02
Total Processing Time (hh:mm:ss) : 00:00:01
hardOrs/Project Outputs for Ors/Ors.CSV deleted 100644 → 0
View file @ 2624ed1a
This diff is collapsed.
hardOrs/Project Outputs for Ors/Pick Place/Pick Place for Ors(TDDB38).txt
View file @ df0cc5af
This source diff could not be displayed because it is too large. You can view the blob instead.
hardOrs/Project Outputs for Ors/Pick Place/Pick Place for Ors(TDDB39).txt
View file @ df0cc5af
......@@ -832,7 +832,7 @@ CU6 C0402 -37.4211mm 38.526mm -37.4211mm 38.526
RU1 R0402-Phillips -37.315mm 34.8844mm -37.315mm 34.8844mm -36.9614mm 35.238mm B 225.00 RES_SM-100
RU2 R0402-Phillips -40.3009mm 35.7169mm -40.3009mm 35.7169mm -40.6544mm 36.0705mm B 315.00 RES_SM-100
US1 SC70-5LD -34.2037mm 36.6522mm -34.2037mm 36.6522mm -33.0724mm 36.4401mm B 135.00 SINGLE-LOGIC-SMTypes
US2 SC70-5LD -38.5524mm 36.829mm -38.5524mm 36.829mm -37.4211mm 36.6169mm B 135.00 SINGLE-LOGIC-SMTypes
US2 SC70-5LD -38.5525mm 36.829mm -38.5524mm 36.829mm -37.4211mm 36.6168mm B 135.00 SINGLE-LOGIC-SMTypes
C186 C0402 -30.7261mm 40.7663mm -30.7261mm 40.7663mm -30.3725mm 40.4127mm B 135.00 CAP_SM100nF
C187 C0402 -33.0661mm 38.4262mm -33.0661mm 38.4262mm -32.7126mm 38.0726mm B 135.00 CAP_SM100nF
FB14 SELF_BLM18P -32.2497mm 39.9498mm -32.2497mm 39.9498mm -31.7901mm 40.4094mm B 225.00 BLM18KG601SN1D
......
hardOrs/Project Outputs for Ors/Pick Place/Pick Place for Ors(TDDB42).txt
View file @ df0cc5af
This source diff could not be displayed because it is too large. You can view the blob instead.
hardOrs/Project Outputs for Ors/Pick Place/Pick Place for Ors(TDDB43).txt
View file @ df0cc5af
This source diff could not be displayed because it is too large. You can view the blob instead.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7