- 22 Jul, 2023 18 commits
-
-
Konrad Dybcio authored
There are a couple of SoCs whose names end in "pro", with the currently- upstream examples being msm8974pro and msm8996pro. Allow such suffix in SoC-specific compatibles. Fixes: 5aa332c5 ("dt-bindings: qcom: document preferred compatible naming") Signed-off-by:
Konrad Dybcio <konrad.dybcio@linaro.org> Acked-by:
Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20230626-topic-bindingsfixups-v1-1-254ae8642e69@linaro.org [bjorn: Changed (pro|) to (pro)?, per Rob's request] Signed-off-by:
Bjorn Andersson <andersson@kernel.org>
-
Lin, Meng-Bo authored
J5 and J5X use an Imagis IST3038C touchscreen that is connected to blsp_i2c5. Add it to the device tree. MFD driver for SM5703 is unavailable at the moment, which is required to power up the touchscreen on J5, so it's disabled on J5 for now. Signed-off-by:
Lin, Meng-Bo <linmengbo0689@protonmail.com> Link: https://lore.kernel.org/r/20230715214046.14902-1-linmengbo0689@protonmail.comSigned-off-by:
-
Lin, Meng-Bo authored
E5, E7 and Grand Max have ST LIS2HH12 accelerometer. Add support for it. Signed-off-by:
Stephan Gerhold <stephan@gerhold.net> Signed-off-by:
-
Krzysztof Kozlowski authored
Add audio-related nodes: the APR in the ADSP (same as on SM8250) and LPASS TLMM pin controller. Signed-off-by:
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20230719192809.434709-3-krzysztof.kozlowski@linaro.orgSigned-off-by:
-
Krzysztof Kozlowski authored
Add uSD card to HDK8350. Reviewed-by:
-
Krzysztof Kozlowski authored
HDK8350 comes with PMK8350 PMIC, so include relevant DTSI. This also allows to use reboot reason. Reviewed-by:
-
Manivannan Sadhasivam authored
UFS host controller requires interconnect path configuration for proper working. So let's specify them for SM8250 SoC. Reviewed-by:
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Link: https://lore.kernel.org/r/20230720054100.9940-14-manivannan.sadhasivam@linaro.orgSigned-off-by:
-
Manivannan Sadhasivam authored
UFS host controller requires interconnect path configuration for proper working. So let's specify them for SDM845 SoC. Reviewed-by:
-
Manivannan Sadhasivam authored
Minimum frequency of the "ice_core_clk" should be 75MHz as specified in the downstream vendor devicetree. So fix it! https://git.codelinaro.org/clo/la/kernel/msm-4.9/-/blob/LA.UM.7.3.r1-09300-sdm845.0/arch/arm64/boot/dts/qcom/sdm845.dtsi Fixes: 433f9a57 ("arm64: dts: sdm845: add Inline Crypto Engine registers and clock") Signed-off-by:
-
Manivannan Sadhasivam authored
GCC and it's GDSCs are under the RPMh CX power domain. So let's add the missing RPMh power domain to the GCC node. Fixes: 6d4cf750 ("arm64: dts: sdm845: Add minimal dts/dtsi files for sdm845 SoC and MTP") Reviewed-by:
-
Rohit Agarwal authored
Update the RPMHPD bindings entry as per the new generic bindings defined in rpmhpd.h for SM8550 SoC. Signed-off-by:
Rohit Agarwal <quic_rohiagar@quicinc.com> Link: https://lore.kernel.org/r/1689840545-5094-5-git-send-email-quic_rohiagar@quicinc.comSigned-off-by:
-
Rohit Agarwal authored
Update the RPMHPD bindings entry as per the new generic bindings defined in rpmhpd.h for SM8450 SoC. Signed-off-by:
-
Rohit Agarwal authored
Update the RPMHPD bindings entry as per the new generic bindings defined in rpmhpd.h for SM8350 SoC. Signed-off-by:
-
Rohit Agarwal authored
Update the RPMHPD bindings entry as per the new generic bindings defined in rpmhpd.h for SM8250 SoC. Signed-off-by:
-
Bjorn Andersson authored
Merge the new generic RPMHPD defines from a topic branch, to alow them being used in DeviceTree source, and the driver.
-
Rohit Agarwal authored
Add Generic RPMh Power Domain indexes that can be used for all the Qualcomm SoC henceforth. The power domain indexes of these bindings are based on compatibility with current targets like SM8[2345]50 targets. Signed-off-by:
-
Komal Bajaj authored
Add missing reserved regions as described in QRU1000 memory map. Signed-off-by:
Komal Bajaj <quic_kbajaj@quicinc.com> Link: https://lore.kernel.org/r/20230706125129.20969-3-quic_kbajaj@quicinc.comSigned-off-by:
-
Komal Bajaj authored
Add missing reserved regions as described in QDU1000 memory map. Signed-off-by:
-
- 18 Jul, 2023 2 commits
-
-
Krzysztof Kozlowski authored
DT bindings expect function in each pin state in the pin configuration: sm8250-sony-xperia-edo-pdx203.dtb: pinctrl@f100000: cam-pwr-b-state: 'oneOf' conditional failed, one must be fixed: 'function' is a required property Signed-off-by: -
Krzysztof Kozlowski authored
Pin configuration property "input-enable" was used with the intention to disable the output, but this is done by default by Linux drivers. Since commit c4a48b0d ("dt-bindings: pinctrl: qcom: tlmm should use output-disable, not input-enable") the property is not accepted anymore: sc8180x-primus.dtb: pinctrl@3100000: hall-int-active-state: 'oneOf' conditional failed, one must be fixed: 'bias-disable', 'function', 'input-enable', 'pins' do not match any of the regexes: '-pins$', 'pinctrl-[0-9]+' Signed-off-by:
-
- 14 Jul, 2023 18 commits
-
-
Caleb Connolly authored
This is a follow up on a previous patch[1] fixing the aliases for sdm845 devices, fix them here too. [1]: 4772c030 ("arm64: dts: qcom: sdm845-*: fix uart6 aliases") Reviewed-by:
Caleb Connolly <caleb.connolly@linaro.org> Link: https://lore.kernel.org/r/20230627-c630-uart-and-1p2-reg-v2-3-496b581935c1@linaro.orgSigned-off-by:
-
Caleb Connolly authored
The c630 exposes its debug UART via a connector on the PCB, enable it. Reviewed-by:
-
Caleb Connolly authored
The VCC and VCCA supplies of the DSI<->eDP bridge are derived from vreg_l2a_1p2 and controlled by a GPIO on the PMIC. Add the regulator here so Linux can control it. Signed-off-by:
-
Konrad Dybcio authored
Add the missing property to fix the dt checker warning: qcom/sc8180x-primus.dtb: l3-cache: 'cache-unified' is a required property Fixes: 8575f197 ("arm64: dts: qcom: Introduce the SC8180x platform") Signed-off-by:
-
Konrad Dybcio authored
Add the missing OVP interrupt. This fixes the schema warning: wled@d800: interrupt-names: ['short'] is too short Fixes: 37aa540c ("arm64: dts: qcom: pmi8994: Add WLED node") Signed-off-by:
-
Konrad Dybcio authored
Add the missing OVP interrupt. This fixes the schema warning: wled@d800: interrupt-names: ['short'] is too short Fixes: 0d97fdf3 ("arm64: dts: qcom: Add configuration for PMI8950 peripheral") Signed-off-by:
-
Konrad Dybcio authored
Add the missing short interrupt. This fixes the schema warning: wled@d800: interrupt-names: ['ovp'] is too short Fixes: 7b56a804 ("arm64: dts: qcom: pm660l: Add WLED support") Signed-off-by:
-
Konrad Dybcio authored
Add the missing short interrupt. This fixes the schema warning: wled@d800: interrupt-names: ['ovp'] is too short Fixes: fe508ced ("arm64: dts: qcom: pm6150l: Add wled node") Signed-off-by:
Luca Weiss <luca@z3ntu.xyz> Link: https://lore.kernel.org/r/20230626-topic-bindingsfixups-v1-3-254ae8642e69@linaro.orgSigned-off-by:
-
Krzysztof Kozlowski authored
Panel bindings (boe,nv133fhm-n61) require supply which here actually can be turned on/off via GPIO control: sdm850-lenovo-yoga-c630.dtb: panel: 'power-supply' is a required property Signed-off-by:
-
Stephan Gerhold authored
Rather than having the RPM GLINK channels as the only child of a dummy top-level rpm-glink node, switch to representing the RPM as remoteproc like all the other remoteprocs (modem DSP, ...). This allows assigning additional subdevices to it like the MPM interrupt-controller or rpm-master-stats. Tested-by: Konrad Dybcio <konrad.dybcio@linaro.org> # SM6375 Signed-off-by:
-
Stephan Gerhold authored
Rather than having the RPM SMD channels as the only child of a dummy SMD node, switch to representing the RPM as remoteproc like all the other remoteprocs (WCNSS, modem DSP). This allows assigning additional subdevices to it like the MPM interrupt-controller or rpm-master-stats. Reviewed-by:
-
Praveenkumar I authored
Add cpu cooling maps for passive trip points. The cpu cooling device states are mapped to cpufreq based scaling frequencies. Signed-off-by:
Praveenkumar I <quic_ipkumar@quicinc.com> Link: https://lore.kernel.org/r/20230713083101.971525-2-quic_ipkumar@quicinc.comSigned-off-by:
-
Dmitry Baryshkov authored
Add support for the MDSS cfg-cpu bus vote on the SM8450 platform. Signed-off-by:
Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20230712121145.1994830-9-dmitry.baryshkov@linaro.orgSigned-off-by:
-
Krzysztof Kozlowski authored
gpio-keys,wakeup is a deprecated property: m8250-sony-xperia-edo-pdx206.dtb: gpio-keys: key-camera-focus: Unevaluated properties are not allowed ('gpio-key,wakeup' was unexpected) Fixes: a422c6a9 ("arm64: dts: qcom: sm8250-edo: Rectify gpio-keys") Signed-off-by: -
Konrad Dybcio authored
Add and assign RPM regulators coming from PM2250. Signed-off-by:
-
Konrad Dybcio authored
ChromeOS folks reported that bwmon is too slow and getting rid of statically defined CPUFREQ-based votes (effectively floor votes because of how opp-peak-kBps is interpreted), has a major performance impact in some common applications. Bring them back until MEMLAT support is introduced. This is a partial revert of the commit referenced in the fixes tag. Fixes: adc16b84 ("arm64: dts: qcom: sc7180: Hook up BWMONs") Reported-by:
Douglas Anderson <dianders@chromium.org> Signed-off-by:
-
Konrad Dybcio authored
Add the CPU and LLC BWMONs (skip the NPU ones for now) on sm6350. There are 3 more NPU BWMONs, but these are skipped for now. Signed-off-by:
-
Konrad Dybcio authored
Add the CPU and LLC BWMONs (skip the NPU ones for now) on sm8250. LPDDR4X levels are skipped, as LPDDR5 seems more popular with SM8250 and voting for inexistent levels doesn't uptick the bus frequency, which results in no increased bandwidth, which results in bwmon deciding we shouldn't go higher.. you see the point! Signed-off-by:
-
- 13 Jul, 2023 1 commit
-
-
Dmitry Baryshkov authored
Turn CBF into the interconnect provider. Scale CBF frequency (bandwidth) according to CPU frequencies. Reviewed-by:
Yassine Oudjana <y.oudjana@protonmail.com> Signed-off-by:
-
- 10 Jul, 2023 1 commit
-
-
Konrad Dybcio authored
The SMMUs on SM8250 are cache-coherent. Mark them as such. Fixes: a89441fc ("arm64: dts: qcom: sm8250: add apps_smmu node") Fixes: 04a3605b ("arm64: dts: qcom: add sm8250 GPU nodes") Signed-off-by:
-
